Algorithms and Computation in Signal Processing

special topic course 18-799B spring 2005 21th lecture Mar. 29, 2005

Instructor: Markus Pueschel Guest instructor: Franz Franchetti TA: Srinivas Chellappa

Organization

Overview

- Idea, benefits, reasons, restrictions
- State-of-the-art floating-point SIMD extensions
- History and related technologies
- How to use it

Writing code for Intel's SSE

- Instructions
- Common building blocks
- Examples: WHT, matrix multiplication, FFT

Selected topics

- BlueGene/L
- Complex arithmetic and instruction-level parallelism
- Things that don't work as expected
- Conclusion: How to write good vector code

Organization

Overview

- Idea, benefits, reasons, restrictions
- State-of-the-art floating-point SIMD extensions
- History and related technologies
- How to use it
- Writing code for Intel's SSE
 - Instructions
 - Common building blocks
 - Examples: WHT, matrix multiplication, FFT
- Selected topics
 - BlueGene/L
 - Complex arithmetic and instruction-level parallelism
 - Things that don't work as expected
- Conclusion: How to write good vector code

SIMD (Signal Instruction Multiple Data) vector instructions in a nutshell

What are these instructions?

 Extension of the ISA. Data types and instructions for parallel computation on short (2-16) vectors of integers and floats



Why are they here?

- Useful: Many applications (e.g., multi media) feature the required fine grain parallelism – code potentially faster
- **Doable:** Chip designers have enough transistors available, easy to implement

Overview Vector ISAs

Vendor	Name	v-way	Precision	Processor
				Pentium III
Intel	SSE	4-way	single	Pentium 4
Intel	SSE2	2-way	double	Pentium 4
		4-way	single	
Intel	SSE3	2-way	double	Pentium 4
		-		Itanium
Intel	IPF	2-way	single	Itanium 2
AMD	3DNow!	2-way	single	K6
	Enhanced			K7, Athlon XP
AMD	3DNow!	2-way	single	Athlon MP
	3DNow!			Athlon XP
AMD	Professional	4-way	single	Athlon MP
		2-way	single	
AMD	AMD64	4-way	single	Athlon 64
		2-way	double	Opteron
Motorola	AltiVec	4-way	single	MPC 74xx G4
IBM	AltiVec	4-way	single	PowerPC 970 G5
IBM	Double FPU	2-way	double	PowerPC 440 FP2

Evolution of Intel Vector Instructions

MMX (1996, Pentium)

- Integers only, 64-bit divided into 2 x 32 to 8 x 8
- MMX register = Float register
- Lost importance due to SSE2 and modern graphics cards

SSE (1999, Pentium III)

- Superset of MMX
- 4-way float operations, single precision
- 8 new 128 Bit Register
- 100+ instructions

SSE2 (2001, Pentium 4)

- Superset of SSE
- "MMX" operating on SSE registers, 2 x 64
- 2-way float ops, double-precision, same registers as 4-way single-precision

SSE3 (2004, Pentium 4E Prescott)

- Superset of SSE2
- New 2-way and 4-way vector instructions for complex arithmetic

Related Technologies

Original SIMD machines (CM-2,...)

Don't really have anything in common with SIMD vector extension

Vector Computers (NEC SX6, Earth simulator)

- Vector lengths of up to 128
- High bandwidth memory, no memory hierarchy
- Pipelined vector operations
- Support strided memory access

■ Very long instruction word (VLIW) architectures (Itanium,...)

- Explicit parallelism
- More flexible
- No data reorganization necessary

Superscalar processors (x86, ...)

- No explicit parallelism
- Memory hierarchy

SIMD vector extensions borrow multiple concepts

How to use SIMD Vector Extensions?

- Prerequisite: fine grain parallelism
- Helpful: regular algorithm structure
- Easiest way: use existing libraries
 Intel MKL and IPP, Apple vDSP, AMD ACML, Atlas, FFTW, Spiral

Do it yourself:

- Use compiler vectorization: write vectorizable code
- Use language extensions to explicitly issue the instructions
 Vector data types and intrinsic/builtin functions
 Intel C++ compiler, GNU C compiler, IBM VisualAge for BG/L,...
- Implement kernels using assembly (inline or coding of full modules)

Characterization of Available Methods

Interface used

- Portable high-level language (possibly with pragmas)
- Proprietary language extension (builtin functions and data types)
- Assembly language

Who vectorizes


- Programmer or code generator expresses parallelism
- Vectorizing compiler extracts parallelism

Structures vectorized

- Vectorization of independent loops
- Instruction-level parallelism extraction

Generality of approach

- General purpose (e.g., for complex code or for loops)
- Problem specific (for FFTs or for matrix products)



Single precision code

- limitations of compiler vectorization
- Spiral code competitive with the best

Problems

- Correct data alignment paramount
 - Reordering data kills runtime
- Algorithms must be adapted to suit machine needs
- Adaptation and optimization is machine/extension dependent
- Thorough understanding of ISA + Micro architecture required One can easily slow down a program by vectorizing it

Organization

Overview

- Idea, benefits, reasons, restrictions
- State-of-the-art floating-point SIMD extensions
- History and related technologies
- How to use it

Writing code for Intel's SSE

- Instructions
- Common building blocks
- Examples: WHT, matrix multiplication, FFT
- Selected topics
 - BlueGene/L
 - Complex arithmetic and instruction-level parallelism
 - Things that don't work as expected
- Conclusion: How to write good vector code

Intel Streaming SIMD Extension (SSE)

Used syntax: Intel C++ compiler

- Data type: ___m128 d; // ={float d3, d2, d1, d0}
- Intrinsics: __mm_add__ps(), __mm_mul__ps(),...
- Dynamic memory: __mm_malloc(), __mm_free()

Instruction classes

- Memory access (explicit and implicit)
- Basic arithmetic (+, -, *)
- Expensive arithmetic (1/x, sqrt(x), min, max, /, 1/sqrt)
- Logic (and, or, xor, nand)
- Comparison (+, <, >, ...)
- Data reorder (shuffling)

Blackboard