# Memory-Centric Computing

Onur Mutlu omutlu@gmail.com https://people.inf.ethz.ch/omutlu 26 October 2021

IEEE EDS Fall School



**ETH** zürich






- Onur Mutlu
  - □ Full Professor @ ETH Zurich ITET (INFK), since September 2015
  - Strecker Professor @ Carnegie Mellon University ECE/CS, 2009-2016, 2016-...
  - □ PhD from UT-Austin, worked at Google, VMware, Microsoft Research, Intel, AMD
  - https://people.inf.ethz.ch/omutlu/
  - omutlu@gmail.com (Best way to reach me)
  - https://people.inf.ethz.ch/omutlu/projects.htm
- Research and Teaching in:
  - Computer architecture, computer systems, hardware security, bioinformatics
  - Memory and storage systems
  - Hardware security, safety, predictability
  - Fault tolerance
  - Hardware/software cooperation
  - Architectures for bioinformatics, health, medicine

• ...

### Current Research Mission

Computer architecture, HW/SW, systems, bioinformatics, security



**Graphics and Vision Processing** 

### **Build fundamentally better architectures**

### SAFARI

## Four Key Current Directions

Fundamentally Secure/Reliable/Safe Architectures


Fundamentally Energy-Efficient Architectures
 Memory-centric (Data-centric) Architectures

Fundamentally Low-Latency and Predictable Architectures

Architectures for AI/ML, Genomics, Medicine, Health

### The Transformation Hierarchy

Computer Architecture (expanded view)




Computer Architecture (narrow view)



To achieve the highest energy efficiency and performance:

### we must take the expanded view


of computer architecture



SAFARI

# Current Research Mission & Major Topics

## **Build fundamentally better architectures**



Broad research spanning apps, systems, logic with architecture at the center

- Data-centric arch. for low energy & high perf.
   Proc. in Mem/DRAM, NVM, unified mem/storage
- Low-latency & predictable architectures
  - □ Low-latency, low-energy yet low-cost memory
  - QoS-aware and predictable memory systems
- Fundamentally secure/reliable/safe arch.
   Tolerating all bit flips; patchable HW; secure mem
- Architectures for ML/AI/Genomics/Graph/Med
   Algorithm/arch./logic co-design; full heterogeneity
  - Data-driven and data-aware architectures
    - ML/AI-driven architectural controllers and design
    - Expressive memory and expressive systems

### **SAFARI**

### Onur Mutlu's SAFARI Research Group

### Computer architecture, HW/SW, systems, bioinformatics, security, memory

https://safari.ethz.ch/safari-newsletter-april-2020/



# SAFARI Newsletter January 2021 Edition

### <u>https://safari.ethz.ch/safari-newsletter-january-2021/</u>

in 🖸 🖌 f



Think Big, Aim High, and Have a Wonderful 2021! Newsletter January 2021



Dear SAFARI friends,

Happy New Year! We are excited to share our group highlights with you in this second edition of the SAFARI newsletter (You can find the first edition from April 2020 here). 2020 has

# A Talk on Impactful Research & Teaching



Panel talk at Undergraduate Architecture Mentoring Workshop at ISCA 2021 (https://sites.google.com/wisc.edu/uar...)

#### AFARI https://www.youtube.com/watch?v=83tlorht7Mc&list=PL5Q2soXY2Zi8D\_5MGV6EnXEJHnV2YFBJI&index=54

## Principle: Teaching and Research

# Teaching drives Research Research drives Teaching

# Focus on Insight Encourage New Ideas

# Principle: Learning and Scholarship


# Focus on learning and scholarship



### Principle: Good Mindset, Goals & Focus

# You can make a good impact on the world







VIEW FULL PLAYLIST



VIEW FULL PLAYLIST

VIEW FULL PLAYLIST

VIEW FULL PLAYLIST

Research Talks https://www.youtube.com/onurmutlulectures

VIEW FULL PLAYLIST

### Online Courses & Lectures

### First Computer Architecture & Digital Design Course

- Digital Design and Computer Architecture
- Spring 2021 Livestream Edition: <u>https://www.youtube.com/watch?v=LbC0EZY8yw4&list=PL5Q</u> <u>2soXY2Zi\_uej3aY39YB5pfW4SJ7LIN</u>

### Advanced Computer Architecture Course

- Computer Architecture
- Fall 2020 Edition:


https://www.youtube.com/watch?v=c3mPdZA-

Fmc&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN

### https://www.youtube.com/onurmutlulectures

# DDCA (Spring 2021)

- https://safari.ethz.ch/digitaltechnik/ spring2021/doku.php?id=schedule
- https://www.youtube.com/watch?v =LbC0EZY8yw4&list=PL5Q2soXY2Zi uej3aY39YB5pfW4SJ7LIN
- Bachelor's course
  - 2<sup>nd</sup> semester at ETH Zurich
  - Rigorous introduction into "How Computers Work"
  - **Digital Design/Logic**
  - **Computer Architecture**
  - 10 FPGA Lab Assignments



Q

Search

Recent Changes Media Manager Sitemap

Digital Design and Computer Architecture -

Spring 2021

Trace: · schedule

Lectures/Schedule Lecture Buzzwords Readings Optional HWs

Home Announcements

Materials

Labs Extra Assignments

Exams

Resources

Videos

Website

Videos

Website


Videos

Website S Moodle

Technical Docs

SS15: Lecture Videos

SS15: Course Website



#### Spring 2021 Lectures/Schedule

Week	Date	Livestream	Lecture	Readings	Lab	HW
2	25.02 Thu.	You Tube Live	L1: Introduction and Basics	Required Suggested Mentioned		
	26.02 Fri.	2 You Tube Live	L2a: Tradeoffs, Metrics, Mindset	Required		
			L2b: Mysteries in Computer Architecture (PDF) m(PPT)	Required Mentioned		
W2	04.03 Thu.	You Tube Live	L3a: Mysteries in Computer Architecture II	Required Suggested		

Computer Architecture - Fall 2020

Secture Playlist

Trace: • start • schedule

Lectures/Schedule
 Lecture Buzzwords
 Readings

Related Courses

 Computer Architecture FS19: Course Webpage
 Computer Architecture FS19: Lecture Videos
 Digitaltechnik SS20: Course

Digitaltechnik SS20: Lecture

Home Announcements

Materials

HWs

Labs

Exams

Tutorials

Webpage

Videos Moodle Piazza (Q&A)

W HotCRP Verilog Practice Website (HDLBits)

Resources

## Comp Arch (Fall 2020)

- <u>https://safari.ethz.ch/architecture/fall20</u> 20/doku.php?id=schedule
- <u>https://www.youtube.com/watch?v=c3</u> <u>mPdZA-</u> <u>Fmc&list=PL5Q2soXY2Zi9xidyIgBxUz7x</u> <u>RPS-wisBN</u>
- Master's level course
  - Taken by Bachelor's/Masters/PhD students
  - Cutting-edge research topics + fundamentals in Computer Architecture
  - 5 Simulator-based Lab Assignments
  - Potential research exploration
  - Many research readings

### 600 GFLOPS GPU, 12 ARM 2.2 GHz CPUs.Two redundant chips for better safety.

Lecture Video Playlist on YouTube



mputsIAAnFeathrSelferDeivingdaampuSr (2079)

ML accelerator: 260 mm<sup>2</sup>, 6 billion transistors,

#### Fall 2020 Lectures & Schedule

Week	Date	Lecture	Readings	Lab	HW
W1	17.09 Thu.	L1: Introduction and Basics (PDF) (PPT) You (The Video	Described Suggested		HW 0 Out
	18.09 Fri.	L2a: Memory Performance Attacks (PDF) (PPT) You (Methy Video	Described Suggested	Lab 1 Out	
		L2b: Data Retention and Memory Refresh (PDF) (PPT) You (Methy Video	Described Suggested		
		L2c: Course Logistics (PDF) Interpretation (PPT) Youther Video			
W2	24.09 Thu.	L3a: Introduction to Genome Sequence Analysis (PDF) (PPT) You (The Video	Described Suggested		HW 1 Out
		L3b: Memory Systems: Challenges and Opportunities (PDF) (PPT) You (The Video	Described Suggested		
	25.09 Fri.	L4a: Memory Systems: Solution Directions @ (PDF) @ (PPT) You Imp Video	Described Suggested		
		L4b:RowHammer (CPDF) Tel (PPT) You Toole Video	Described Suggested		
W3	01.10 Thu.	L5a: RowHammer in 2020: TRRespass @ (PDF)	Described Suggested		
		L5b: RowHammer in 2020: Revisiting RowHammer @ (PDF) @ (PPT) Yww Video	Described Suggested		
		L5c: Secure and Reliable Memory	Described		

٩

llŕ

1/51

schedule

Recent Changes Media Manager Sitemap

Search

## Comp Arch (Current)


https://safari.ethz.ch/architecture/fall20 21/doku.php?id=schedule

### Youtube Livestream:

- <u>https://www.youtube.com/watch?v=4yfk</u>
   <u>M 5EFgo&list=PL5Q2soXY2Zi-</u>
   <u>Mnk1PxjEIG32HAGILkTOF</u>
- Master's level course
  - Taken by Bachelor's/Masters/PhD students
  - Cutting-edge research topics + fundamentals in Computer Architecture
  - 5 Simulator-based Lab Assignments
  - Potential research exploration
  - Many research readings

#### Trace: • readings • start • schedule Home Announcements Lecture Video Playlist on YouTube Materials S Livestream Lecture Playlist Lectures/Schedule Lecture Buzzwords Readings HWs Aphile Architecture recovering in the Microsoft System Labs Exams Related Courses Tutorials Computer Architecture FS20 Course Webpage Computer Architecture FS20 Lecture Videos Digitaltechnik SS21: Course Webpage Digitaltechnik SS21: Lecture Videos Moodle A HotCRE Verilog Practice Website (HDLBits) Watch on 🕞 VouTub https://arxiv.org/pdf/2105.03814.pd Secorded Lecture Playlist The State of the selection of the select ML accelerator: 260 mm<sup>2</sup>, 6 billion transistors, 600 GFLOPS GPU, 12 ARM 2.2 GHz CPUs. Two redundant chips for better safety.

Computer Architecture - Fall 2021



Suggested

Described

Suggested

(PDF) m(PPT)

4c. RowHammer

(PDF) m(PPT)

Recent Changes Media Manager Sitemap

llí

1/4

lí

1/51

schedule

# Seminar (Spring'21)

- https://safari.ethz.ch/architecture\_semin ar/spring2021/doku.php?id=schedule
- https://www.youtube.com/watch?v=t3m 93ZpLOyw&list=PL5Q2soXY2Zi awYdjm WVIUegsbY7TPGW4
- Critical analysis course
  - Taken by Bachelor's/Masters/PhD students
  - Cutting-edge research topics + fundamentals in Computer Architecture
  - 20+ research papers, presentations, analyses

Seminar in Computer Architecture - Spring 2021

9 Recent Changes Media Manager Sitemap

Search

Trace: • start • schedule

Announcement Lectures/Schedule

Lecture Buzzwords Readings Sessions

Past Course Materials

Section Fall 2020

 Spring 2020 Section Fall 2019

 Spring 2019 Resources Computer Architecture Section Fall 2020

 Section Fall 2018 Sector Fall 2018: Lecture Videos Digital Design and Computer

Spring 2020

 Spring 2019 Spring 2019: Lecture Videos

Architecture

 Sector Fall 2020: Lecture Videos Section Fall 2019 Fall 2019: Lecture Videos

Papers Synthesis Report Homework

Home Materials



#### Spring 2021 Lectures/Schedule

Week	Date	Livestream	Lecture	Readings	Assignments
W1	25.02 Thu.		L1a: Introduction and Basics	Suggested	
			Optional Lecture: Design Fundamentals		
			L1b: Course Logistics	Suggested	
W2	04.03 Thu.	You Tube Live	L2: Example Review: RowClone	Suggested	
W3	11.03 Thu.	You Tube Live	L3: Example Review: Memory Channel Partitioning (PDF) == (PPT)	Suggested	
W4	18.03 Thu.	You Tube Live	L4: Example Review: GateKeeper	Suggested	
W5	25.03 Thu.		S1.1: Spectre Attacks: Exploiting Speculative Execution, S&P 2019 (PDT) cm (PDF)	Mentioned	
		You Two Premiere	S1.2:50 BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows: HPCA 2021 bit (PPT) bit (PDF)		
W6	01.04 Thu.		S2.1: SD-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput, HPCA 2019 Im (PPT) Im (PDF)		
		You Tube Live	S2.2: ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs, MICRO 2019 Im (PPT) Im (PDF)	Mentioned	
W7	15.04 Thu.		S3.1: PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture,	Mentioned	

### SAFAR

# Seminar (Current)

https://safari.ethz.ch/architecture semin ar/fall2021/doku.php?id=schedule

Home

Materials

 Readings Sessions

Papers

Homework

Fall 2020

Section Fall 2019

Fall 2021

Section Fall 2020

• 🕤 Fall 2019

S Fall 2018


 Spring 2019 Spring 2019: Lecture Videos

 Spring 2021: Lecture Videos Spring 2020 Spring 2020: Lecture Videos

Architecture

Resources

- Youtube Livestream:
  - https://www.youtube.com/watch?v=4TcP 297mdsI&list=PL5Q2soXY2Zi 7UBNmC9B 8Yr5JSwTG9yH4
- Critical analysis course
  - Taken by Bachelor's/Masters/PhD students
  - Cutting-edge research topics + fundamentals in Computer Architecture
  - 20+ research papers, presentations, analyses



#### Fall 2021 Lectures/Schedule

Week	Date	Livestream	Lecture	Readings	Assignments
W1	23.09 Thu.	You Tube Live	L1a: Course Logistics	Suggested	
			L1b: Introduction and Basics	Suggested	
				L1c: Architectural Design Fundamentals (PDF) (PDF) You Mic Video	Suggested
W2	30.09 Thu.	You Tube Live	L2: GateKeeper @(PDF)  #(PPT)	Suggested	
W3	07.10 Thu.	You Tube Live	L3: RowClone (Processing using DRAM)	Suggested	

### SAFARI

## Hands-On Projects & Seminars Courses

### https://safari.ethz.ch/projects\_and\_seminars/doku.php



SAFARI Project & Seminars Courses (Spring 2021)

Search

Recent Changes Media Manager Sitemap

Trace: • start

#### Home

#### Projects

- SoftMC
- Ramulator
- Accelerating Genomics
- Mobile Genomics
- Processing-in-Memory
- Heterogeneous Systems
- SSD Simulator

### SAFARI Projects & Seminars Courses (Spring 2021)

Welcome to the wiki for Project and Seminar courses SAFARI offers.

Courses we offer:

- Understanding and Improving Modern DRAM Performance, Reliability, and Security with Hands-On Experiments
- Designing and Evaluating Memory Systems and Modern Software Workloads with Ramulator
- Accelerating Genome Analysis with FPGAs, GPUs, and New Execution Paradigms
- Genome Sequencing on Mobile Devices
- Exploring the Processing-in-Memory Paradigm for Future Computing Systems
- Hands-on Acceleration on Heterogeneous Computing Systems
- Understanding and Designing Modern NAND Flash-Based Solid-State Drives (SSDs) by Building a Practical SSD Simulator

### SAFARI


start

### SAFARI Live Seminars



https://safari.ethz.ch/safari-seminar-series/

### Upcoming SAFARI Live Seminar: Oct 27




Speaker: Nastaran Hajinazar, SAFARI Research Group, https://www.linkedin.com/in/nastaran-...

# Open-Source Artifacts

https://github.com/CMU-SAFARI

# Open Source Tools: SAFARI GitHub

SAFARI Research Group at ETH Zurich and Carnegie Mellon University         Safari Research Group at ETH Zurich and Carnegie Mellon University.         Ste for source code and tools distribution from SAFARI Research Group at ETH Zurich and Carnegie Mellon University.							
🕞 Overview 📮 Repositories 55	Packages A People 40 A Teams	1 Projects 🔯 Settings					
Pinned		Customize your pins					
□ ramulator       Public ::         A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the         ● C++       ☆ 250       ♀ 130	<ul> <li>□ prim-benchmarks</li> <li>PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is developed to evaluate, analyze, and characterize the first publ</li> <li>● C ☆ 18 ♀ 8</li> </ul>	<ul> <li>□ DAMOV Public ::</li> <li>DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is intended to study new architectures, such as near-data processin</li> <li>● C++ ☆ 12 ♀ 1</li> </ul>					
Q Find a repository	Туре -	Language - Sort - 📮 New					



### https://github.com/CMU-SAFARI/

### Research & Teaching: Some Overview Talks

https://www.youtube.com/onurmutlulectures

- Future Computing Architectures
  - https://www.youtube.com/watch?v=kgiZISOcGFM&list=PL5Q2soXY2Zi8D\_5MGV6EnXEJHnV2YFBJI&index=1
- Enabling In-Memory Computation
  - https://www.youtube.com/watch?v=njX 14584Jw&list=PL5Q2soXY2Zi8D 5MGV6EnXEJHnV2YFBJl&index=16
- Accelerating Genome Analysis
  - https://www.youtube.com/watch?v=r7sn41IH-4A&list=PL5Q2soXY2Zi8D\_5MGV6EnXEJHnV2YFBJl&index=41
- Rethinking Memory System Design
  - https://www.youtube.com/watch?v=F7xZLNMIY1E&list=PL5Q2soXY2Zi8D\_5MGV6EnXEJHnV2YFBJl&index=3
- Intelligent Architectures for Intelligent Machines
  - https://www.youtube.com/watch?v=c6\_LgzuNdkw&list=PL5Q2soXY2Zi8D\_5MGV6EnXEJHnV2YFBJl&index=25
- The Story of RowHammer
  - https://www.youtube.com/watch?v=sgd7PHQQ1AI&list=PL5Q2soXY2Zi8D\_5MGV6EnXEJHnV2YFBJl&index=39

### SAFARI

## An Interview on Research and Education

### **Computing Research and Education** (@ ISCA 2019)

https://www.youtube.com/watch?v=8ffSEKZhmvo&list=PL5Q2 soXY2Zi\_4oP9LdL3cc8G6NIjD2Ydz

### Maurice Wilkes Award Speech (10 minutes)

https://www.youtube.com/watch?v=tcQ3zZ3JpuA&list=PL5Q2 soXY2Zi8D\_5MGV6EnXEJHnV2YFBJl&index=15

# More Thoughts and Suggestions

Onur Mutlu,
 <u>"Some Reflections (on DRAM)"</u>
 Award Speech for <u>ACM SIGARCH Maurice Wilkes Award</u>, at the **ISCA** Awards
 Ceremony, Phoenix, AZ, USA, 25 June 2019.
 [Slides (pptx) (pdf)]
 [Video of Award Acceptance Speech (Youtube; 10 minutes) (Youku; 13 minutes)]
 [Video of Interview after Award Acceptance (Youtube; 1 hour 6 minutes) (Youku; 1 hour 6 minutes)]
 [News Article on "ACM SIGARCH Maurice Wilkes Award goes to Prof. Onur Mutlu"]

Onur Mutlu,
 <u>"How to Build an Impactful Research Group"</u>
 <u>57th Design Automation Conference Early Career Workshop (DAC</u>), Virtual,
 19 July 2020.
 [Slides (pptx) (pdf)]

### SAFARI

# More Thoughts and Suggestions (II)

Onur Mutlu, <u>"Computer Architecture: Why Is It So Important and Exciting Today?"</u>

Invited Lecture at *Izmir Institute of Technology (IYTE)*, Virtual, 16 October 2020. [Slides (pptx) (pdf)]

[Talk Video (2 hours 12 minutes)]

Onur Mutlu,

"Applying to Graduate School & Doing Impactful Research"

*Invited Panel Talk at <u>the 3rd Undergraduate Mentoring Workshop</u>, held with <u>the</u> <u>48th International Symposium on Computer Architecture (ISCA</u>), Virtual, 18 June 2021. [<u>Slides (pptx) (pdf)</u>] [<u>Talk Video</u> (50 minutes)]* 

# A Talk on Impactful Research & Teaching



Panel talk at Undergraduate Architecture Mentoring Workshop at ISCA 2021 (https://sites.google.com/wisc.edu/uar...)

#### AFARI https://www.youtube.com/watch?v=83tlorht7Mc&list=PL5Q2soXY2Zi8D\_5MGV6EnXEJHnV2YFBJI&index=54

# Highly Recommended Reading

# **Richard Hamming ``You and Your Research''**

Transcription of the Bell Communications Research Colloquium Seminar 7 March 1986

https://safari.ethz.ch/architecture/fall2021/lib/exe/fetch.php?media=youandyourresearch.pdf

# Suggested Reading on Mindset & More

If you really want to be a first-class scientist you need to know yourself, your weaknesses, your strengths, and your bad faults, like my egotism. How can you convert a fault to an asset? How can you convert a situation where you haven't got enough manpower to move into a direction when that's exactly what you need to do? I say again that I have seen, as I studied the history, the successful scientist changed the viewpoint and what was a defect became an asset.

In summary, I claim that some of the reasons why so many people who have greatness within their grasp don't succeed are: they don't work on important problems, they don't become emotionally involved, they don't try and change what is difficult to some other situation which is easily done but is still important, and they keep giving themselves alibis why they don't. They keep saying that it is a matter of luck. I've told you how to reform. Therefore, go forth and become great scientists!



https://safari.ethz.ch/architecture/fall2021/lib/exe/fetch.php?media=youandyourresearch.pdf

# Memory-Centric Computing Systems



# Computing is Bottlenecked by Data



## Data is Key for AI, ML, Genomics, ...

Important workloads are all data intensive

 They require rapid and efficient processing of large amounts of data

- Data is increasing
  - □ We can generate more than we can process

# Data is Key for Future Workloads



## **In-memory Databases**

[Mao+, EuroSys'12; Clapp+ (**Intel**), IISWC'15]




## **In-Memory Data Analytics**

[Clapp+ (**Intel**), IISWC'15; Awan+, BDCloud'15]



**Graph/Tree Processing** [Xu+, IISWC'12; Umuroglu+, FPL'15]



**Datacenter Workloads** [Kanev+ (**Google**), ISCA'15]

# Data Overwhelms Modern Machines





## **In-memory Databases**


## **Graph/Tree Processing**

# Data → performance & energy bottleneck



## In-Memory Data Analytics

[Clapp+ (**Intel**), IISWC'15; Awan+, BDCloud'15]



**Datacenter Workloads** [Kanev+ (**Google**), ISCA'I 5]

# Data is Key for Future Workloads



Chrome

**Google's web browser** 



## **TensorFlow Mobile**

Google's machine learning framework



**Google's video codec** 



# Data Overwhelms Modern Machines




# Data → performance & energy bottleneck




**Google's video codec** 



# Data is Key for Future Workloads



41 http://www.economist.com/news/21631808-so-much-genetic-data-so-many-uses-genes-unzipped



# Data → performance & energy bottleneck

reau4:	COCITCCAT
read5:	CCATGACGC
read6:	TTCCATGAC

## 3 Variant Calling



## **Scientific Discovery 4**

# New Genome Sequencing Technologies

Nanopore sequencing technology and tools for genome assembly: computational analysis of the current state, bottlenecks and future directions

Damla Senol Cali 🖾, Jeremie S Kim, Saugata Ghose, Can Alkan, Onur Mutlu

Briefings in Bioinformatics, bby017, https://doi.org/10.1093/bib/bby017 Published: 02 April 2018 Article history ▼



**Oxford Nanopore MinION** 

Senol Cali+, "Nanopore Sequencing Technology and Tools for Genome Assembly: Computational Analysis of the Current State, Bottlenecks and Future Directions," Briefings in Bioinformatics, 2018. [Open arxiv.org version]

# New Genome Sequencing Technologies

Nanopore sequencing technology and tools for genome assembly: computational analysis of the current state, bottlenecks and future directions

Damla Senol Cali 🖾, Jeremie S Kim, Saugata Ghose, Can Alkan, Onur Mutlu

Briefings in Bioinformatics, bby017, https://doi.org/10.1093/bib/bby017 Published: 02 April 2018 Article history ▼



**Oxford Nanopore MinION** 

# Data → performance & energy bottleneck

# Accelerating Genome Analysis

Mohammed Alser, Zulal Bingol, Damla Senol Cali, Jeremie Kim, Saugata Ghose, Can Alkan, and Onur Mutlu,
 "Accelerating Genome Analysis: A Primer on an Ongoing Journey"
 <u>IEEE Micro</u> (IEEE MICRO), Vol. 40, No. 5, pages 65-75, September/October 2020.
 [Slides (pptx)(pdf)]
 [Talk Video (1 hour 2 minutes)]

# Accelerating Genome Analysis: A Primer on an Ongoing Journey

Mohammed Alser ETH Zürich

Zülal Bingöl Bilkent University

Damla Senol Cali Carnegie Mellon University

Jeremie Kim ETH Zurich and Carnegie Mellon University Saugata Ghose University of Illinois at Urbana–Champaign and Carnegie Mellon University

Can Alkan Bilkent University

**Onur Mutlu** ETH Zurich, Carnegie Mellon University, and Bilkent University

# GenASM Framework [MICRO 2020]

Damla Senol Cali, Gurpreet S. Kalsi, Zulal Bingol, Can Firtina, Lavanya Subramanian, Jeremie S. Kim, Rachata Ausavarungnirun, Mohammed Alser, Juan Gomez-Luna, Amirali Boroumand, Anant Nori, Allison Scibisz, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis" *Proceedings of the <u>53rd International Symposium on Microarchitecture</u> (<i>MICRO*), Virtual, October 2020.
 [Lighting Talk Video (1.5 minutes)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Slides (pptx) (pdf)]

## GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis

Damla Senol Cali<sup>†</sup><sup>M</sup> Gurpreet S. Kalsi<sup>M</sup> Zülal Bingöl<sup>▽</sup> Can Firtina<sup>◊</sup> Lavanya Subramanian<sup>‡</sup> Jeremie S. Kim<sup>◊†</sup> Rachata Ausavarungnirun<sup>⊙</sup> Mohammed Alser<sup>◊</sup> Juan Gomez-Luna<sup>◊</sup> Amirali Boroumand<sup>†</sup> Anant Nori<sup>M</sup> Allison Scibisz<sup>†</sup> Sreenivas Subramoney<sup>M</sup> Can Alkan<sup>▽</sup> Saugata Ghose<sup>\*†</sup> Onur Mutlu<sup>◊†▽</sup> <sup>†</sup>Carnegie Mellon University <sup>M</sup>Processor Architecture Research Lab, Intel Labs <sup>¬</sup>Bilkent University <sup>◊</sup>ETH Zürich <sup>‡</sup>Facebook <sup>⊙</sup>King Mongkut's University of Technology North Bangkok <sup>\*</sup>University of Illinois at Urbana–Champaign 46

# Future of Genome Sequencing & Analysis

Mohammed Alser, Zülal Bingöl, Damla Senol Cali, Jeremie Kim, Saugata Ghose, Can Alkan, Onur Mutlu <u>"Accelerating Genome Analysis: A Primer on an Ongoing Journey"</u> IEEE Micro, August 2020.



July-Aug. 2021, pp. 39-48, vol. 41 DOI Bookmark: 10.1109/MM.2021.3088396

MinION from ONT



# Detailed Lectures on Genome Analysis

- Computer Architecture, Fall 2020, Lecture 3a
  - Introduction to Genome Sequence Analysis (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=CrRb32v7SJc&list=PL5Q2soXY2Zi9xidyIgBxUz7 xRPS-wisBN&index=5
- Computer Architecture, Fall 2020, Lecture 8
  - **Intelligent Genome Analysis** (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=ygmQpdDTL7o&list=PL5Q2soXY2Zi9xidyIgBxU z7xRPS-wisBN&index=14
- Computer Architecture, Fall 2020, Lecture 9a

SAFARI

- **GenASM: Approx. String Matching Accelerator** (ETH Zürich, Fall 2020)
- https://www.youtube.com/watch?v=XoLpzmN-Pas&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=15
- Accelerating Genomics Project Course, Fall 2020, Lecture 1
  - Accelerating Genomics (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=rgjl8ZyLsAg&list=PL5Q2soXY2Zi9E2bBVAgCqL gwiDRQDTyId

## https://www.youtube.com/onurmutlulectures

# More on Fast & Efficient Genome Analysis ...

 Onur Mutlu,
 <u>"Accelerating Genome Analysis: A Primer on an Ongoing Journey"</u> *Invited Lecture at <u>Technion</u>*, Virtual, 26 January 2021.
 [<u>Slides (pptx) (pdf)</u>]
 [<u>Talk Video (1 hour 37 minutes, including Q&A)</u>]
 [<u>Related Invited Paper (at IEEE Micro, 2020)</u>]



740 views · Premiered Feb 6, 2021

SAFARI

https://www.youtube.com/watch?v=r7sn41lH-4A

A SHARE =→ SAVE

EDIT VIDEO

ANALYTICS

# Data Overwhelms Modern Machines ...

Storage/memory capability


Communication capability

Computation capability

Greatly impacts robustness, energy, performance, cost

# A Computing System

- Three key components
- Computation
- Communication
- Storage/memory



Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.






Image source: https://lbsitbytes2010.wordpress.com/2013/03/29/john-von-neumann-roll-no-15/

# Perils of Processor-Centric Design



## Most of the system is dedicated to storing and moving data

# Data Overwhelms Modern Machines



# Data → performance & energy bottleneck



**Google's video codec** 



## Data Movement Overwhelms Modern Machines

 Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks" Proceedings of the <u>23rd International Conference on Architectural Support for Programming</u> <u>Languages and Operating Systems</u> (ASPLOS), Williamsburg, VA, USA, March 2018.

# 62.7% of the total system energy is spent on data movement

## **Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks**

Amirali Boroumand<sup>1</sup>Saugata Ghose<sup>1</sup>Youngsok Kim<sup>2</sup>Rachata Ausavarungnirun<sup>1</sup>Eric Shiu<sup>3</sup>Rahul Thakur<sup>3</sup>Daehyun Kim<sup>4,3</sup>Aki Kuusela<sup>3</sup>Allan Knies<sup>3</sup>Parthasarathy Ranganathan<sup>3</sup>Onur Mutlu<sup>5,1</sup>54



# An Intelligent Architecture Handles Data Well



# How to Handle Data Well

- Ensure data does not overwhelm the components
  - via intelligent algorithms
  - via intelligent architectures
  - via whole system designs: algorithm-architecture-devices

Take advantage of vast amounts of data and metadata
 to improve architectural & system-level decisions

Understand and exploit properties of (different) data
 to improve algorithms & architectures in various metrics

# Corollaries: Architectures Today ...

- Architectures are terrible at dealing with data
  - Designed to mainly store and move data vs. to compute
  - □ They are processor-centric as opposed to **data-centric**
- Architectures are terrible at taking advantage of vast amounts of data (and metadata) available to them
  - Designed to make simple decisions, ignoring lots of data
  - They make human-driven decisions vs. data-driven
- Architectures are terrible at knowing and exploiting different properties of application data
  - Designed to treat all data as the same
  - They make component-aware decisions vs. data-aware

# Fundamentally Better Architectures

# **Data-centric**

# **Data-driven**

# **Data-aware**



# We Need to Revisit the Entire Stack

	Problem	,
	Aigorithm	
	Program/Language	
	System Software	
	SW/HW Interface	
	Micro-architecture	
	Logic	
V	Devices	
	Electrons	

## We can get there step by step

# Data-Centric (Memory-Centric) Architectures

# Data-Centric Architectures: Properties

Process data where it resides (where it makes sense)

Processing in and near memory structures

## Low-latency and low-energy data access

- Low latency memory
- □ Low energy memory

## Low-cost data storage and processing

High capacity memory at low cost: hybrid memory, compression

## Intelligent data management

Intelligent controllers handling robustness, security, cost

# PIM Review and Open Problems

# A Modern Primer on Processing in Memory

Onur Mutlu<sup>a,b</sup>, Saugata Ghose<sup>b,c</sup>, Juan Gómez-Luna<sup>a</sup>, Rachata Ausavarungnirun<sup>d</sup>

SAFARI Research Group

<sup>a</sup>ETH Zürich <sup>b</sup>Carnegie Mellon University <sup>c</sup>University of Illinois at Urbana-Champaign <sup>d</sup>King Mongkut's University of Technology North Bangkok

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun, "A Modern Primer on Processing in Memory" *Invited Book Chapter in <u>Emerging Computing: From Devices to Systems -</u> <i>Looking Beyond Moore and Von Neumann*, Springer, to be published in 2021.

## SAFARI

https://arxiv.org/pdf/1903.03988.pdf

### A Modern Primer on Processing in Memory

Onur Mutlu<sup>a,b</sup>, Saugata Ghose<sup>b,c</sup>, Juan Gómez-Luna<sup>a</sup>, Rachata Ausavarungnirun<sup>d</sup>

SAFARI Research Group

<sup>a</sup>ETH Zürich <sup>b</sup>Carnegie Mellon University <sup>c</sup>University of Illinois at Urbana-Champaign <sup>d</sup>King Mongkut's University of Technology North Bangkok

#### Abstract

Modern computing systems are overwhelmingly designed to move data to computation. This design choice goes directly against at least three key trends in computing that cause performance, scalability and energy bottlenecks: (1) data access is a key bottleneck as many important applications are increasingly data-intensive, and memory bandwidth and energy do not scale well, (2) energy consumption is a key limiter in almost all computing platforms, especially server and mobile systems, (3) data movement, especially off-chip to on-chip, is very expensive in terms of bandwidth, energy and latency, much more so than computation. These trends are especially severely-felt in the data-intensive server and energy-constrained mobile systems of today.

At the same time, conventional memory technology is facing many technology scaling challenges in terms of reliability, energy, and performance. As a result, memory system architects are open to organizing memory in different ways and making it more intelligent, at the expense of higher cost. The emergence of 3D-stacked memory plus logic, the adoption of error correcting codes inside the latest DRAM chips, proliferation of different main memory standards and chips, specialized for different purposes (e.g., graphics, low-power, high bandwidth, low latency), and the necessity of designing new solutions to serious reliability and security issues, such as the RowHammer phenomenon, are an evidence of this trend.

This chapter discusses recent research that aims to practically enable computation close to data, an approach we call *processing-in-memory* (PIM). PIM places computation mechanisms in or near where the data is stored (i.e., inside the memory chips, in the logic layer of 3D-stacked memory, or in the memory controllers), so that data movement between the computation units and memory is reduced or eliminated. While the general idea of PIM is not new, we discuss motivating trends in applications as well as memory circuits/technology that greatly exacerbate the need for enabling it in modern computing systems. We examine at least two promising new approaches to designing PIM systems to accelerate important data-intensive applications: (1) *processing using memory* by exploiting analog operational properties of DRAM chips to perform massively-parallel operations in memory, with low-cost changes, (2) *processing near memory* by exploiting 3D-stacked memory technology design to provide high memory bandwidth and low memory latency to in-memory logic. In both approaches, we describe and tackle relevant cross-layer research, design, and adoption challenges in devices, architecture, systems, and programming models. Our focus is on the development of in-memory processing designs that can be adopted in real computing platforms at low cost. We conclude by discussing work on solving key challenges to the practical adoption of PIM.

*Keywords:* memory systems, data movement, main memory, processing-in-memory, near-data processing, computation-in-memory, processing using memory, processing near memory, 3D-stacked memory, non-volatile memory, energy efficiency, high-performance computing, computer architecture, computing paradigm, emerging technologies, memory scaling, technology scaling, dependable systems, robust systems, hardware security, system security, latency, low-latency computing

#### Contents

SAFARI

1	Introduction	2
2	Major Trends Affecting Main Memory	4
3	The Need for Intelligent Memory Controllers	
-	to Enhance Memory Scaling	6
_		
4	Perils of Processor-Centric Design	9
5	Processing-in-Memory (PIM): Technology	_
5	Enablers and Two Approaches	12
-	5.1 New Technology Enablers: 3D-Stacked	
	Memory and Non-Volatile Memory	12
-	5.2 Two Approaches: Processing Using	
	Memory (PUM) vs. Processing Near	
	Memory (PNM)	13
-		
6	Processing Using Memory (PUM)	14
	6.1 RowClone	14
	6.2         Ambit	15
	6.3 Gather-Scatter DRAM	17
	6.4 In-DRAM Security Primitives	17
7	Processing Near Memory (PNM)	18
4	7.1 Tesseract: Coarse-Grained Application-	10
	Level PNM Acceleration of Graph Pro-	-
	cessing	19
-	7.2 Function-Level PNM Acceleration of	
	Mobile Consumer Workloads	20
	7.3 Programmer-Transparent Function-	
	Level PNM Acceleration of GPU	
	Applications	21
_	7.4 Instruction-Level PNM Acceleration	
	with PIM-Enabled Instructions (PEI)	21
_	7.5 Function-Level PNM Acceleration of	_
	Genome Analysis Workloads	22
_	7.6 Application-Level PNM Acceleration of	22
L	Time Series Analysis	23
8	Enabling the Adoption of PIM	24
-	8.1 Programming Models and Code Genera-	
	tion for PIM	24
_	8.2 PIM Runtime: Scheduling and Data	
	Mapping	25
_	8.3 Memory Coherence	27
	8.4 Virtual Memory Support	27
	8.5 Data Structures for PIM	28
	8.6 Benchmarks and Simulation Infrastruc-	
	tures	29
_	8.7 Real PIM Hardware Systems and Proto-	
	types	30
	8.8 Security Considerations	30
0	Conclusion and Future Outlack	21
9	Conclusion and Future Outlook	31

### 1. Introduction

Main memory, built using the Dynamic Random Access Memory (DRAM) technology, is a major component in nearly all computing systems, including servers, cloud platforms, mobile/embedded devices, and sensor systems. Across all of these systems, the data working set sizes of modern applications are rapidly growing, while the need for fast analysis of such data is increasing. Thus, main memory is becoming an increasingly significant bottleneck across a wide variety of computing systems and applications [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]. Alleviating the main memory bottleneck requires the memory capacity, energy, cost, and performance to all scale in an efficient manner across technology generations. Unfortunately, it has become increasingly difficult in recent years, especially the past decade, to scale all of these dimensions [1, 2, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49], and thus the main memory bottleneck has been worsening.

A major reason for the main memory bottleneck is the high energy and latency cost associated with data movement. In modern computers, to perform any operation on data that resides in main memory, the processor must retrieve the data from main memory. This requires the memory controller to issue commands to a DRAM module across a relatively slow and power-hungry off-chip bus (known as the memory channel). The DRAM module sends the requested data across the memory channel, after which the data is placed in the caches and registers. The CPU can perform computation on the data once the data is in its registers. Data movement from the DRAM to the CPU incurs long latency and consumes a significant amount of energy [7, 50, 51, 52, 53, 54]. These costs are often exacerbated by the fact that much of the data brought into the caches is not reused by the CPU [52, 53, 55, 56], providing little benefit in return for the high latency and energy cost.

The cost of data movement is a fundamental issue with the *processor-centric* nature of contemporary computer systems. The CPU is considered to be the master in the system, and computation is performed only in the processor (and accelerators). In contrast, data storage and communication units, including the main memory, are treated as unintelligent workers that are incapable of computation. As a result of this processor-centric design paradigm, data moves a lot in the system between the computation units and communication/ storage units so that computation can be done on it. With the increasingly *data-centric* nature of contemporary and emerging appli-

64

# Processing Data Where It Makes Sense

# Processing in/near Memory: An Old Idea

## Kautz, "Cellular Logic-in-Memory Arrays", IEEE TC 1969.

### IEEE TRANSACTIONS ON COMPUTERS, VOL. C-18, NO. 8, AUGUST 1969


## Cellular Logic-in-Memory Arrays


### WILLIAM H. KAUTZ, MEMBER, IEEE

Abstract—As a direct consequence of large-scale integration, many advantages in the design, fabrication, testing, and use of digital circuitry can be achieved if the circuits can be arranged in a two-dimensional iterative, or cellular, array of identical elementary networks, or cells. When a small amount of storage is included in each cell, the same array may be regarded either as a logically enhanced memory array, or as a logic array whose elementary gates and connections can be "programmed" to realize a desired logical behavior.

In this paper the specific engineering features of such cellular logic-in-memory (CLIM) arrays are discussed, and one such specialpurpose array, a cellular sorting array, is described in detail to illustrate how these features may be achieved in a particular design. It is shown how the cellular sorting array can be employed as a singleaddress, multiword memory that keeps in order all words stored within it. It can also be used as a content-addressed memory, a pushdown memory, a buffer memory, and (with a lower logical efficiency) a programmable array for the realization of arbitrary switching functions. A second version of a sorting array, operating on a different sorting principle, is also described.

Index Terms—Cellular logic, large-scale integration, logic arrays logic in memory, push-down memory, sorting, switching functions.





Processing in/near Memory: An Old Idea

Stone, "A Logic-in-Memory Computer," IEEE TC 1970.

## A Logic-in-Memory Computer


HAROLD S. STONE

Abstract—If, as presently projected, the cost of microelectronic arrays in the future will tend to reflect the number of pins on the array rather than the number of gates, the logic-in-memory array is an extremely attractive computer component. Such an array is essentially a microelectronic memory with some combinational logic associated with each storage element.

# Why In-Memory Computation Today?

- Push from Technology
  - DRAM Scaling at jeopardy
    - $\rightarrow$  Controllers close to DRAM
    - $\rightarrow$  Industry open to new memory architectures

# Why In-Memory Computation Today?



# Memory Scaling Issues Were Real

 Onur Mutlu,
 <u>"Memory Scaling: A Systems Architecture Perspective"</u> *Proceedings of the <u>5th International Memory</u> <u>Workshop</u> (<i>IMW*), Monterey, CA, May 2013. <u>Slides</u> (pptx) (pdf) <u>EETimes Reprint</u>


## Memory Scaling: A Systems Architecture Perspective

Onur Mutlu Carnegie Mellon University onur@cmu.edu http://users.ece.cmu.edu/~omutlu/

## https://people.inf.ethz.ch/omutlu/pub/memory-scaling\_memcon13.pdf

# As Memory Scales, It Becomes Unreliable

- Data from all of Facebook's servers worldwide
- Meza+, "Revisiting Memory Errors in Large-Scale Production Data Centers," DSN'15.



Chip density (Gb)

# Large-Scale Failure Analysis of DRAM Chips

- Analysis and modeling of memory errors found in all of Facebook's server fleet
- Justin Meza, Qiang Wu, Sanjeev Kumar, and Onur Mutlu, "Revisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field" Proceedings of the <u>45th Annual IEEE/IFIP International Conference on</u> Dependable Systems and Networks (DSN), Rio de Janeiro, Brazil, June 2015. [Slides (pptx) (pdf)] [DRAM Error Model]

Revisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field

Justin Meza Qiang Wu\* Sanjeev Kumar\* Onur Mutlu

Carnegie Mellon University \* Facebook, Inc.

### Infrastructures to Understand Such Issues




Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors (Kim et al., ISCA 2014)

Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case (Lee et al., HPCA 2015)


AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems (Qureshi et al., DSN 2015) An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms (Liu et al., ISCA 2013)

The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study (Khan et al., SIGMETRICS 2014)



#### SAFARI

### Infrastructures to Understand Such Issues



### SAFARI


Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.

### SoftMC: Open Source DRAM Infrastructure

 Hasan Hassan et al., "<u>SoftMC: A</u> <u>Flexible and Practical Open-</u> <u>Source Infrastructure for</u> <u>Enabling Experimental DRAM</u> <u>Studies</u>," HPCA 2017.

- Flexible
- Easy to Use (C++ API)
- Open-source

github.com/CMU-SAFARI/SoftMC





### <u>https://github.com/CMU-SAFARI/SoftMC</u>

### SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies

Hasan Hassan<sup>1,2,3</sup> Nandita Vijaykumar<sup>3</sup> Samira Khan<sup>4,3</sup> Saugata Ghose<sup>3</sup> Kevin Chang<sup>3</sup> Gennady Pekhimenko<sup>5,3</sup> Donghyuk Lee<sup>6,3</sup> Oguz Ergin<sup>2</sup> Onur Mutlu<sup>1,3</sup>

<sup>1</sup>ETH Zürich <sup>2</sup>TOBB University of Economics & Technology <sup>3</sup>Carnegie Mellon University <sup>4</sup>University of Virginia <sup>5</sup>Microsoft Research <sup>6</sup>NVIDIA Research A Curious Discovery [Kim et al., ISCA 2014]


# One can predictably induce errors in most DRAM memory chips

### The Story of RowHammer

- One can predictably induce bit flips in commodity DRAM chips
   >80% of the tested DRAM chips are vulnerable
- First example of how a simple hardware failure mechanism can create a widespread system security vulnerability



### Modern DRAM is Prone to Disturbance Errors




Repeatedly reading a row enough times (before memory gets refreshed) induces disturbance errors in adjacent rows in most real DRAM chips you can buy today


Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors, (Kim et al., ISCA 2014)


# Most DRAM Modules Are Vulnerable

A company B company

C company








Up to 1.0×10 <sup>7</sup>	Up to <b>2.7×10<sup>6</sup></b>	Up to <b>3.3×10<sup>5</sup></b>

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors, (Kim et al., ISCA 2014)

# Recent DRAM Is More Vulnerable



All modules from 2012–2013 are vulnerable

### One Can Take Over an Otherwise-Secure System

### Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

Abstract. Memory isolation is a key property of a reliable and secure computing system — an access to one memory address should not have unintended side effects on data stored in other addresses. However, as DRAM process technology

# Project Zero

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors (Kim et al., ISCA 2014)

News and updates from the Project Zero team at Google

Exploiting the DRAM rowhammer bug to gain kernel privileges (Seaborn, 2015)

Monday, March 9, 2015

Exploiting the DRAM rowhammer bug to gain kernel privileges

### More Security Implications (I)


#### "We can gain unrestricted access to systems of website visitors."

Not there yet, but ...



ROOT privileges for web apps!

Daniel Gruss (@lavados), Clémentine Maurice (@BloodyTangerine), December 28, 2015 - 32c3, Hamburg, Germany





Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript (DIMVA'16)

Source: https://lab.dsst.io/32c3-slides/7197.html

29

### More Security Implications (II)

"Can gain control of a smart phone deterministically"

# Hammer And Root

# androids Millions of Androids

Drammer: Deterministic Rowhammer

Attacks on Mobile Platforms, CCS'16<sup>84</sup>

Source: https://fossbytes.com/drammer-rowhammer-attack-android-root-devices/

### More Security Implications (VII)

### USENIX Security 2019

### Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks Under Hardware Fault Attacks

Sanghyun Hong, Pietro Frigo<sup>†</sup>, Yiğitcan Kaya, Cristiano Giuffrida<sup>†</sup>, Tudor Dumitraș

University of Maryland, College Park <sup>†</sup>Vrije Universiteit Amsterdam



A Single Bit-flip Can Cause Terminal Brain Damage to DNNs One specific bit-flip in a DNN's representation leads to accuracy drop over 90%

Our research found that a specific bit-flip in a DNN's bitwise representation can cause the accuracy loss up to 90%, and the DNN has 40-50% parameters, on average, that can lead to the accuracy drop over 10% when individually subjected to such single bitwise corruptions...

**Read More** 

### More Security Implications (VIII)

### USENIX Security 2020

### DeepHammer: Depleting the Intelligence of Deep Neural Networks through Targeted Chain of Bit Flips


Fan YaoAdnan Siraj RakinUniversity of Central FloridaArizona State Ufan.yao@ucf.eduasrakin@asu.edu

Siraj RakinDeliang FanArizona State University@asu.edudfan@asu.edu

Degrade the **inference accuracy** to the level of **Random Guess** 

Example: ResNet-20 for CIFAR-10, 10 output classes

Before attack, Accuracy: 90.2% After attack, Accuracy: ~10% (1/10)



### Memory Scaling Issues Are Real

Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu,
 "Flipping Bits in Memory Without Accessing Them: An

 Experimental Study of DRAM Disturbance Errors"
 Proceedings of the <u>41st International Symposium on Computer</u>
 <u>Architecture</u> (ISCA), Minneapolis, MN, June 2014.

 [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Source Code and Data]

### Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

Yoongu Kim<sup>1</sup> Ross Daly<sup>\*</sup> Jeremie Kim<sup>1</sup> Chris Fallin<sup>\*</sup> Ji Hye Lee<sup>1</sup> Donghyuk Lee<sup>1</sup> Chris Wilkerson<sup>2</sup> Konrad Lai Onur Mutlu<sup>1</sup> <sup>1</sup>Carnegie Mellon University <sup>2</sup>Intel Labs

### Memory Scaling Issues Are Real

Onur Mutlu and Jeremie Kim,
 "RowHammer: A Retrospective"
 *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) Special Issue on Top Picks in Hardware and Embedded Security*, 2019.
 [Preliminary arXiv version]
 [Slides from COSADE 2019 (pptx)]
 [Slides from VLSI-SOC 2020 (pptx) (pdf)]
 [Talk Video (1 hr 15 minutes, with Q&A)]

# RowHammer: A Retrospective

Onur Mutlu§‡Jeremie S. Kim‡§§ETH Zürich‡Carnegie Mellon University

### The Push from Circuits and Devices

# Main Memory Needs Intelligent Controllers

### RowHammer in 2020 (I)

 Jeremie S. Kim, Minesh Patel, A. Giray Yaglikci, Hasan Hassan, Roknoddin Azizi, Lois Orosa, and Onur Mutlu, "Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques" Proceedings of the <u>47th International Symposium on Computer</u> <u>Architecture</u> (ISCA), Valencia, Spain, June 2020.
 [Slides (pptx) (pdf)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Talk Video (20 minutes)]
 [Lightning Talk Video (3 minutes)]

### **Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques**

Jeremie S. Kim<sup>§†</sup> Minesh Patel<sup>§</sup> A. Giray Yağlıkçı<sup>§</sup> Hasan Hassan<sup>§</sup> Roknoddin Azizi<sup>§</sup> Lois Orosa<sup>§</sup> Onur Mutlu<sup>§†</sup> <sup>§</sup>ETH Zürich <sup>†</sup>Carnegie Mellon University

# Key Takeaways from 1580 Chips

- Newer DRAM chips are more vulnerable to RowHammer
- There are chips today whose weakest cells fail after only 4800 hammers
- Chips of newer DRAM technology nodes can exhibit RowHammer bit flips 1) in more rows and 2) farther away from the victim row.
- Existing mitigation mechanisms are NOT effective

### RowHammer in 2020 (II)

 Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi,
 "TRRespass: Exploiting the Many Sides of Target Row Refresh" Proceedings of the <u>41st IEEE Symposium on Security and Privacy</u> (S&P), San Francisco, CA, USA, May 2020.
 [Slides (pptx) (pdf)]
 [Lecture Slides (pptx) (pdf)]
 [Lecture Slides (pptx) (pdf)]
 [Lecture Video (17 minutes)]
 [Lecture Video (59 minutes)]
 [Source Code]
 [Web Article]
 Best paper award.
 Pwnie Award 2020 for Most Innovative Research. Pwnie Awards 2020

# TRRespass: Exploiting the Many Sides of Target Row Refresh

Pietro Frigo<sup>\*†</sup> Emanuele Vannacci<sup>\*†</sup> Hasan Hassan<sup>§</sup> Victor van der Veen<sup>¶</sup> Onur Mutlu<sup>§</sup> Cristiano Giuffrida<sup>\*</sup> Herbert Bos<sup>\*</sup> Kaveh Razavi<sup>\*</sup>

\*Vrije Universiteit Amsterdam

<sup>§</sup>ETH Zürich

<sup>¶</sup>Qualcomm Technologies Inc.

### RowHammer in 2020 (III)

 Lucian Cojocar, Jeremie Kim, Minesh Patel, Lillian Tsai, Stefan Saroiu, Alec Wolman, and Onur Mutlu,
 "Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers"
 Proceedings of the <u>41st IEEE Symposium on Security and</u> Privacy (S&P), San Francisco, CA, USA, May 2020.
 [Slides (pptx) (pdf)]
 [Talk Video (17 minutes)]

### Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers

Lucian Cojocar, Jeremie Kim<sup>§†</sup>, Minesh Patel<sup>§</sup>, Lillian Tsai<sup>‡</sup>, Stefan Saroiu, Alec Wolman, and Onur Mutlu<sup>§†</sup> Microsoft Research, <sup>§</sup>ETH Zürich, <sup>†</sup>CMU, <sup>‡</sup>MIT

### BlockHammer Solution in 2021

 A. Giray Yaglikci, Minesh Patel, Jeremie S. Kim, Roknoddin Azizi, Ataberk Olgun, Lois Orosa, Hasan Hassan, Jisung Park, Konstantinos Kanellopoulos, Taha Shahroodi, Saugata Ghose, and Onur Mutlu,
 "BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows"
 Proceedings of the <u>27th International Symposium on High-Performance</u> Computer Architecture (HPCA), Virtual, February-March 2021.
 [Slides (pptx) (pdf)]
 [Short Talk Slides (pptx) (pdf)]
 [Talk Video (22 minutes)]

### BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows

A. Giray Yağlıkçı<sup>1</sup> Minesh Patel<sup>1</sup> Jeremie S. Kim<sup>1</sup> Roknoddin Azizi<sup>1</sup> Ataberk Olgun<sup>1</sup> Lois Orosa<sup>1</sup> Hasan Hassan<sup>1</sup> Jisung Park<sup>1</sup> Konstantinos Kanellopoulos<sup>1</sup> Taha Shahroodi<sup>1</sup> Saugata Ghose<sup>2</sup> Onur Mutlu<sup>1</sup> <sup>1</sup>ETH Zürich <sup>2</sup>University of Illinois at Urbana–Champaign

### Two Upcoming RowHammer Papers at MICRO 2021

- Lois Orosa, Abdullah Giray Yaglikci, Haocong Luo, Ataberk Olgun, Jisung Park, Hasan Hassan, Minesh Patel, Jeremie S. Kim, Onur Mutlu,
  - "A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses"

MICRO 2021

### A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses

Lois Orosa\* Ataberk Olgun A. Giray Yağlıkçı<sup>\*</sup> Haocong Luo Jisung Park ETH Zürich ETH Zürich ETH Zürich, TOBB ETÜ ETH Zürich ETH Zürich Hasan Hassan Minesh Patel Jeremie S. Kim Onur Mutlu ETH Zürich ETH Zürich ETH Zürich ETH Zürich

Two Upcoming RowHammer Papers at MICRO 2021

 Hasan Hassan, Yahya Can Tugrul, Jeremie S. Kim, Victor van der Veen, Kaveh Razavi, Onur Mutlu,

"Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications" *MICRO 2021* 

Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications

Hasan Hassan $^{\dagger}$ 

<sup>†</sup>ETH Zürich

Yahya Can Tuğrul<sup>†‡</sup>Jeremie S. Kim<sup>†</sup>Victor van der Veen<sup>σ</sup>Kaveh Razavi<sup>†</sup>Onur Mutlu<sup>†</sup><sup>‡</sup>TOBB University of Economics & Technology<sup>σ</sup>Qualcomm Technologies Inc.

### Key Takeaways in 2021

# RowHammer is still an open problem

# Security by obscurity is not a good solution


### Detailed Lectures on RowHammer

- Computer Architecture, Fall 2020, Lecture 4b
  - RowHammer (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=KDy632z23UE&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=8
- Computer Architecture, Fall 2020, Lecture 5a
  - RowHammer in 2020: TRRespass (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=pwRw7QqK\_qA&list=PL5Q2soXY2Zi9xidyIgBxU z7xRPS-wisBN&index=9
- Computer Architecture, Fall 2020, Lecture 5b
  - RowHammer in 2020: Revisiting RowHammer (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=gR7XR-Eepcg&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=10
- Computer Architecture, Fall 2020, Lecture 5c
  - Secure and Reliable Memory (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=HvswnsfG3oQ&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=11

#### https://www.youtube.com/onurmutlulectures

# The Story of RowHammer Lecture ...

Onur Mutlu, "The Story of RowHammer" Keynote Talk at <u>Secure Hardware, Architectures, and Operating Systems</u> <u>Workshop</u> (SeHAS), held with <u>HiPEAC 2021 Conference</u>, Virtual, 19 January 2021. [Slides (pptx) (pdf)] [Talk Video (1 hr 15 minutes, with Q&A)]



EDIT VIDEO


ANALYTICS



### The Push from Circuits and Devices

# Main Memory Needs Intelligent Controllers

# How Reliable/Secure/Safe is This Bridge?






# Collapse of the "Galloping Gertie" (1940)





### Another Example (1994)



#### **SAFARI**

# Yet Another Example (2007)



Source: Morry Gash/AP, https://www.npr.org/2017/08/01/540669701/10-years-after-bridge-collapse-america-is-still-crumbling?t=1535427165809

### A More Recent Example (2018)



### How Safe & Secure Is This Platform?



### Security is about preventing unforeseen consequences

#### Source: https://s-media-cache-ak0.pinimg.com/originals/48/09/54/4809543a9c7700246a0cf8acdae27abf.jpg

SAFARI

### How Safe & Secure Is This Platform?



#### SAFARI Source: https://taxistartup.com/wp-content/uploads/2015/03/UK-Self-Driving-Cars.jpg

Challenge and Opportunity for Future

## Fundamentally Secure, Reliable, Safe Computing Architectures

## Solution Direction: Principled Designs

## Design fundamentally secure computing architectures

# Predict and prevent safety & security issues

## The Push from Circuits and Devices

## Computing Systems Need

## **Intelligent Memories**

## In-Field Patch-ability (Intelligent Memory) Can Avoid Many Failures

## Data Retention in Memory [Liu et al., ISCA 2013]

**Retention Time Profile of DRAM looks like this:** 

## 64-128ms >256ms **Location** dependent 128-256ms Stored value pattern dependent

#### SAFARI

Time dependent

## More on DRAM Refresh (I)

 Jamie Liu, Ben Jaiyen, Richard Veras, and Onur Mutlu, "RAIDR: Retention-Aware Intelligent DRAM Refresh" Proceedings of the <u>39th International Symposium on</u> <u>Computer Architecture</u> (ISCA), Portland, OR, June 2012. <u>Slides (pdf)</u>

#### **RAIDR: Retention-Aware Intelligent DRAM Refresh**

Jamie Liu Ben Jaiyen Richard Veras Onur Mutlu Carnegie Mellon University

### More on DRAM Refresh (II)

chris.wilkerson@intel.com

 Jamie Liu, Ben Jaiyen, Yoongu Kim, Chris Wilkerson, and Onur Mutlu, "An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms" Proceedings of the <u>40th International Symposium on Computer Architecture</u> (ISCA), Tel-Aviv, Israel, June 2013. <u>Slides (ppt)</u> <u>Slides (pdf)</u>

#### An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms

Jamie Liu\* Ben Jaiyen<sup>\*</sup> Yoongu Kim Carnegie Mellon University Carnegie Mellon University Carnegie Mellon University 5000 Forbes Ave. 5000 Forbes Ave. 5000 Forbes Ave. Pittsburgh, PA 15213 Pittsburgh, PA 15213 Pittsburgh, PA 15213 jamiel@alumni.cmu.edu bjaiyen@alumni.cmu.edu yoonguk@ece.cmu.edu Chris Wilkerson Onur Mutlu Intel Corporation Carnegie Mellon University 2200 Mission College Blvd. 5000 Forbes Ave. Santa Clara, CA 95054 Pittsburgh, PA 15213

onur@cmu.edu

## More on DRAM Refresh (III)

Samira Khan, Donghyuk Lee, Yoongu Kim, Alaa Alameldeen, Chris Wilkerson, and Onur Mutlu, "The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study" Proceedings of the <u>ACM International Conference on Measurement and</u> Modeling of Computer Systems (SIGMETRICS), Austin, TX, June 2014. [Slides] (pptx) (pdf)] [Poster (pptx) (pdf)] [Full data sets]

#### The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study

Samira Khan<sup>†</sup>\* samirakhan@cmu.edu

Donghyuk Leet donghyuk1@cmu.edu

Chris Wilkerson\*

Yoongu Kim<sup>†</sup> yoongukim@cmu.edu

Alaa R. Alameldeen\* alaa.r.alameldeen@intel.com chris.wilkerson@intel.com

Onur Mutlut onur@cmu.edu

<sup>†</sup>Carnegie Mellon University \*Intel Labs

#### SAFARI

## More on DRAM Refresh (IV)

 Moinuddin Qureshi, Dae Hyun Kim, Samira Khan, Prashant Nair, and Onur Mutlu, "AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM <u>Systems</u>" *Proceedings of the <u>45th Annual IEEE/IFIP International Conference on</u> <i>Dependable Systems and Networks* (DSN), Rio de Janeiro, Brazil, June 2015. [Slides (pptx) (pdf)]

### AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems

Moinuddin K. Qureshi<sup>†</sup> Dae-Hyun Kim<sup>†</sup> <sup>†</sup>Georgia Institute of Technology {*moin, dhkim, pnair6*}@*ece.gatech.edu*  Samira Khan<sup>‡</sup>

Prashant J. Nair<sup>†</sup> Onur Mutlu<sup>‡</sup> <sup>‡</sup>Carnegie Mellon University

{samirakhan, onur}@cmu.edu

## More on DRAM Refresh (V)

 Samira Khan, Donghyuk Lee, and Onur Mutlu, "PARBOR: An Efficient System-Level Technique to Detect Data-Dependent Failures in DRAM" Proceedings of the <u>45th Annual IEEE/IFIP International Conference on</u> Dependable Systems and Networks (DSN), Toulouse, France, June 2016. [Slides (pptx) (pdf)]

### PARBOR: An Efficient System-Level Technique to Detect Data-Dependent Failures in DRAM

Samira Khan\*Donghyuk Lee<sup>†‡</sup>Onur Mutlu<sup>\*†</sup>\*University of Virginia\*Carnegie Mellon University\*Nvidia\*ETH Zürich

## More on DRAM Refresh (VI)

 Samira Khan, Chris Wilkerson, Zhe Wang, Alaa R. Alameldeen, Donghyuk Lee, and Onur Mutlu,
 "Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting <u>Current Memory Content"</u> *Proceedings of the <u>50th International Symposium on Microarchitecture</u> (MICRO), Boston, MA, USA, October 2017.
 [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Poster (pptx) (pdf)]* 

#### Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content

Samira Khan<sup>\*</sup> Chris Wilkerson<sup>†</sup> Zhe Wang<sup>†</sup> Alaa R. Alameldeen<sup>†</sup> Donghyuk Lee<sup>‡</sup> Onur Mutlu<sup>\*</sup> <sup>\*</sup>University of Virginia <sup>†</sup>Intel Labs <sup>‡</sup>Nvidia Research <sup>\*</sup>ETH Zürich

#### **SAFARI**

### More on DRAM Refresh (VII)

- Minesh Patel, Jeremie S. Kim, and Onur Mutlu, "The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions" Proceedings of the <u>44th International Symposium on Computer</u> <u>Architecture</u> (ISCA), Toronto, Canada, June 2017.

   [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]
- First experimental analysis of (mobile) LPDDR4 chips
- Analyzes the complex tradeoff space of retention time profiling
- Idea: enable fast and robust profiling at higher refresh intervals & temperatures

#### The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions

Minesh Patel<sup>§‡</sup> Jeremie S. Kim<sup>‡§</sup> Onur Mutlu<sup>§‡</sup> <sup>§</sup>ETH Zürich <sup>‡</sup>Carnegie Mellon University

## More on DRAM Refresh (VIII)

 Minesh Patel, Jeremie S. Kim, Hasan Hassan, and Onur Mutlu, "Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices" Proceedings of the <u>49th Annual IEEE/IFIP International Conference on</u> Dependable Systems and Networks (DSN), Portland, OR, USA, June 2019. [Slides (pptx) (pdf)] [Talk Video (26 minutes)] [Full Talk Lecture (29 minutes)] [Source Code for EINSim, the Error Inference Simulator] Best paper award.

#### Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices

Minesh Patel<sup>†</sup> Jeremie S. Kim<sup> $\ddagger \dagger$ </sup> Hasan Hassan<sup>†</sup> Onur Mutlu<sup> $\dagger \ddagger$ </sup>

<sup>†</sup>*ETH Zürich* <sup>‡</sup>*Carnegie Mellon University* 

## More on DRAM Refresh (IX)

 Minesh Patel, Jeremie S. Kim, Taha Shahroodi, Hasan Hassan, and Onur Mutlu, "Bit-Exact ECC Recovery (BEER): Determining DRAM On-Die ECC Functions by Exploiting DRAM Data Retention Characteristics" Proceedings of the <u>53rd International Symposium on</u> <u>Microarchitecture (MICRO)</u>, Virtual, October 2020. [Slides (pptx) (pdf)] [Lightning Talk Slides (pptx) (pdf)] [Talk Video (15 minutes)] [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]
 [Lightning Talk Video (1.5 minutes)]

Best paper award.

#### Bit-Exact ECC Recovery (BEER): Determining DRAM On-Die ECC Functions by Exploiting DRAM Data Retention Characteristics

Minesh Patel<sup>†</sup> Jeremie S. Kim<sup>‡†</sup> Taha Shahroodi<sup>†</sup> Hasan Hassan<sup>†</sup> Onur Mutlu<sup>†‡</sup> <sup>†</sup>ETH Zürich <sup>‡</sup>Carnegie Mellon University


## More on DRAM Refresh (X)

• To Appear in MICRO 2021

### HARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips That Use On-Die Error-Correcting Codes

Minesh Patel ETH Zürich Geraldo F. Oliveira ETH Zürich Onur Mutlu ETH Zürich

## More on DRAM Refresh & Data Retention



#### https://www.youtube.com/watch?v=v702wUnaWGE&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=3

## The Push from Circuits and Devices

## Main Memory Needs Intelligent Controllers

## An Example Intelligent Controller

P A P E R

#### Proceedings of the IEEE, Sept. 2017

## Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives

This paper reviews the most recent advances in solid-state drive (SSD) error characterization, mitigation, and data recovery techniques to improve both SSD's reliability and lifetime.

By Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, and Onur Mutlu

#### https://arxiv.org/pdf/1706.08642

## Industry Is Writing Papers About It, Too

#### **DRAM Process Scaling Challenges**

#### Refresh


- · Difficult to build high-aspect ratio cell capacitors decreasing cell capacitance
- · Leakage current of cell access transistors increasing

#### ✤ tWR

- · Contact resistance between the cell capacitor and access transistor increasing
- · On-current of the cell access transistor decreasing
- · Bit-line resistance increasing

#### \* VRT

· Occurring more frequently with cell capacitance decreasing



127

## Call for Intelligent Memory Controllers


#### **DRAM Process Scaling Challenges**

#### \* Refresh

Difficult to build high-aspect ratio cell capacitors decreasing cell capacitance
THE MEMORY FORUM 2014


## Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling

Uksong Kang, Hak-soo Yu, Churoo Park, \*Hongzhong Zheng, \*\*John Halbert, \*\*Kuljit Bains, SeongJin Jang, and Joo Sun Choi



Samsung Electronics, Hwasung, Korea / \*Samsung Electronics, San Jose / \*\*Intel

## Promising Direction: Hybrid Memory Systems



#### Hardware/software manage data allocation and movement to achieve the best of multiple technologies

Meza+, "Enabling Efficient and Scalable Hybrid Memories," IEEE Comp. Arch. Letters, 2012. Yoon, Meza et al., "Row Buffer Locality Aware Caching Policies for Hybrid Memories," ICCD 2012 Best Paper Award.

#### **SAFARI**

## The Push from Circuits and Devices

## Main Memory Needs Intelligent Controllers

## Why In-Memory Computation Today?

- Push from Technology
  - DRAM Scaling at jeopardy
    - $\rightarrow$  Controllers close to DRAM
    - $\rightarrow$  Industry open to new memory architectures

#### Pull from Systems and Applications

- Data access is a major system and application bottleneck
- Systems are energy limited
- Data movement much more energy-hungry than computation

#### **SAFARI**

### 1. Data access is a major bottleneck

Applications are increasingly data hungry

## 2. Energy consumption is a key limiter


## 3. Data movement energy dominates compute

Especially true for off-chip to on-chip movement

### Do We Want This?



## Or This?



Challenge and Opportunity for Future

## High Performance, Energy Efficient, Sustainable


Data access is the major performance and energy bottleneck

## Our current design principles cause great energy waste (and great performance loss)

## Processing of data is performed far away from the data

## A Computing System

- Three key components
- Computation
- Communication
- Storage/memory



Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.

#### **Computing System**





Image source: https://lbsitbytes2010.wordpress.com/2013/03/29/john-von-neumann-roll-no-15/

## A Computing System

- Three key components
- Computation
- Communication
- Storage/memory



Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.

#### **Computing System**





Image source: https://lbsitbytes2010.wordpress.com/2013/03/29/john-von-neumann-roll-no-15/

## Today's Computing Systems


- Are overwhelmingly processor centric
- All data processed in the processor  $\rightarrow$  at great system cost
- Processor is heavily optimized and is considered the master
- Data storage units are dumb and are largely unoptimized (except for some that are on the processor die)





I expect that over the coming decade memory subsystem design will be the *only* important design issue for microprocessors.

#### "It's the Memory, Stupid!" (Richard Sites, MPR, 1996)



Mutlu+, "Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors," HPCA 2003.

## The Performance Perspective

 Onur Mutlu, Jared Stark, Chris Wilkerson, and Yale N. Patt, "Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors" Proceedings of the <u>9th International Symposium on High-Performance Computer</u> <u>Architecture</u> (HPCA), pages 129-140, Anaheim, CA, February 2003. <u>Slides (pdf)</u> One of the 15 computer arch. papers of 2003 selected as Top Picks by IEEE Micro. HPCA Test of Time Award (awarded in 2021).

#### **Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors**

Onur Mutlu § Jared Stark † Chris Wilkerson ‡ Yale N. Patt §


§ECE Department
The University of Texas at Austin
{onur,patt}@ece.utexas.edu

†Microprocessor Research Intel Labs jared.w.stark@intel.com

‡Desktop Platforms Group Intel Corporation chris.wilkerson@intel.com

## The Performance Perspective (Today)


#### All of Google's Data Center Workloads (2015):



Kanev+, "Profiling a Warehouse-Scale Computer," ISCA 2015.

## The Performance Perspective (Today)

All of Google's Data Center Workloads (2015):




#### Figure 11: Half of cycles are spent stalled on caches.

# Perils of Processor-Centric Design

### Grossly-imbalanced systems


- Processing done only in **one place**
- Everything else just stores and moves data: data moves a lot
- $\rightarrow$  Energy inefficient
- $\rightarrow$  Low performance
- $\rightarrow$  Complex
- Overly complex and bloated processor (and accelerators)
  - To tolerate data access from memory
  - Complex hierarchies and mechanisms
  - $\rightarrow$  Energy inefficient
  - $\rightarrow$  Low performance
  - $\rightarrow$  Complex

# Perils of Processor-Centric Design




### Most of the system is dedicated to storing and moving data

# The Energy Perspective



# Data Movement vs. Computation Energy




# A memory access consumes ~100-1000X the energy of a complex addition

# Data Movement vs. Computation Energy

Data movement is a major system energy bottleneck

- Comprises 41% of mobile system energy during web browsing [2]
- Costs ~115 times as much energy as an ADD operation [1, 2]



[1]: Reducing data Movement Energy via Online Data Clustering and Encoding (MICRO'16)

[2]: Quantifying the energy cost of data movement for emerging smart phone workloads on mobile platforms (IISWC'14)

# Energy Waste in Mobile Devices


 Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks" Proceedings of the <u>23rd International Conference on Architectural Support for Programming</u> <u>Languages and Operating Systems</u> (ASPLOS), Williamsburg, VA, USA, March 2018.

# 62.7% of the total system energy is spent on data movement

### Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand<sup>1</sup>Saugata Ghose<sup>1</sup>Youngsok Kim<sup>2</sup>Rachata Ausavarungnirun<sup>1</sup>Eric Shiu<sup>3</sup>Rahul Thakur<sup>3</sup>Daehyun Kim<sup>4,3</sup>Aki Kuusela<sup>3</sup>Allan Knies<sup>3</sup>Parthasarathy Ranganathan<sup>3</sup>Onur Mutlu<sup>5,1</sup>150

# We Do Not Want to Move Data!



# A memory access consumes ~100-1000X the energy of a complex addition


# We Need A Paradigm Shift To ...

Enable computation with minimal data movement

Compute where it makes sense (where data resides)

Make computing architectures more data-centric

# Goal: Processing Inside Memory



# PIM Review and Open Problems

# A Modern Primer on Processing in Memory

Onur Mutlu<sup>a,b</sup>, Saugata Ghose<sup>b,c</sup>, Juan Gómez-Luna<sup>a</sup>, Rachata Ausavarungnirun<sup>d</sup>

SAFARI Research Group

<sup>a</sup>ETH Zürich <sup>b</sup>Carnegie Mellon University <sup>c</sup>University of Illinois at Urbana-Champaign <sup>d</sup>King Mongkut's University of Technology North Bangkok

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun, "A Modern Primer on Processing in Memory" *Invited Book Chapter in <u>Emerging Computing: From Devices to Systems -</u> <i>Looking Beyond Moore and Von Neumann*, Springer, to be published in 2021.

#### A Modern Primer on Processing in Memory

Onur Mutlu<sup>a,b</sup>, Saugata Ghose<sup>b,c</sup>, Juan Gómez-Luna<sup>a</sup>, Rachata Ausavarungnirun<sup>d</sup>

SAFARI Research Group

<sup>a</sup>ETH Zürich <sup>b</sup>Carnegie Mellon University <sup>c</sup>University of Illinois at Urbana-Champaign <sup>d</sup>King Mongkut's University of Technology North Bangkok

#### Abstract

Modern computing systems are overwhelmingly designed to move data to computation. This design choice goes directly against at least three key trends in computing that cause performance, scalability and energy bottlenecks: (1) data access is a key bottleneck as many important applications are increasingly data-intensive, and memory bandwidth and energy do not scale well, (2) energy consumption is a key limiter in almost all computing platforms, especially server and mobile systems, (3) data movement, especially off-chip to on-chip, is very expensive in terms of bandwidth, energy and latency, much more so than computation. These trends are especially severely-felt in the data-intensive server and energy-constrained mobile systems of today.

At the same time, conventional memory technology is facing many technology scaling challenges in terms of reliability, energy, and performance. As a result, memory system architects are open to organizing memory in different ways and making it more intelligent, at the expense of higher cost. The emergence of 3D-stacked memory plus logic, the adoption of error correcting codes inside the latest DRAM chips, proliferation of different main memory standards and chips, specialized for different purposes (e.g., graphics, low-power, high bandwidth, low latency), and the necessity of designing new solutions to serious reliability and security issues, such as the RowHammer phenomenon, are an evidence of this trend.

This chapter discusses recent research that aims to practically enable computation close to data, an approach we call *processing-in-memory* (PIM). PIM places computation mechanisms in or near where the data is stored (i.e., inside the memory chips, in the logic layer of 3D-stacked memory, or in the memory controllers), so that data movement between the computation units and memory is reduced or eliminated. While the general idea of PIM is not new, we discuss motivating trends in applications as well as memory circuits/technology that greatly exacerbate the need for enabling it in modern computing systems. We examine at least two promising new approaches to designing PIM systems to accelerate important data-intensive applications: (1) *processing using memory* by exploiting analog operational properties of DRAM chips to perform massively-parallel operations in memory, with low-cost changes, (2) *processing near memory* by exploiting 3D-stacked memory technology design to provide high memory bandwidth and low memory latency to in-memory logic. In both approaches, we describe and tackle relevant cross-layer research, design, and adoption challenges in devices, architecture, systems, and programming models. Our focus is on the development of in-memory processing designs that can be adopted in real computing platforms at low cost. We conclude by discussing work on solving key challenges to the practical adoption of PIM.

*Keywords:* memory systems, data movement, main memory, processing-in-memory, near-data processing, computation-in-memory, processing using memory, processing near memory, 3D-stacked memory, non-volatile memory, energy efficiency, high-performance computing, computer architecture, computing paradigm, emerging technologies, memory scaling, technology scaling, dependable systems, robust systems, hardware security, system security, latency, low-latency computing

#### Contents

SAFARI

1	Introduction	2
-		
2	Major Trends Affecting Main Memory	4
3	The Need for Intelligent Memory Controllers	
	to Enhance Memory Scaling	6
4	Perils of Processor-Centric Design	9
		-
5	Processing-in-Memory (PIM): Technology	
L	Enablers and Two Approaches	12
_	5.1 New Technology Enablers: 3D-Stacked	10
	Memory and Non-Volatile Memory	12
-	5.2 Two Approaches: Processing Using	_
	Memory (PUM) vs. Processing Near	12
L	Memory (PNM)	13
6	Processing Using Memory (PUM)	14
U	6.1 RowClone	14
	6.2 Ambit	14
		17
	6.3 Gather-Scatter DRAM	17
	0.4 III-DRAW Security Primitives	17
7	Processing Near Memory (PNM)	18
Ľ	7.1 Tesseract: Coarse-Grained Application-	10
	Level PNM Acceleration of Graph Pro-	
	cessing	19
-	7.2 Function-Level PNM Acceleration of	
	Mobile Consumer Workloads	20
	7.3 Programmer-Transparent Function-	
	Level PNM Acceleration of GPU	
	Applications	21
_	7.4 Instruction-Level PNM Acceleration	
	with PIM-Enabled Instructions (PEI)	21
_	7.5 Function-Level PNM Acceleration of	
	Genome Analysis Workloads	22
_	7.6 Application-Level PNM Acceleration of	
	Time Series Analysis	23
8	Enabling the Adoption of PIM	24
-	8.1 Programming Models and Code Genera-	
	tion for PIM	24
_	8.2 PIM Runtime: Scheduling and Data	
	Mapping	25
-	8.3 Memory Coherence	27
	8.4 Virtual Memory Support	27
	8.5 Data Structures for PIM	28
	8.6 Benchmarks and Simulation Infrastruc-	
	tures	29
	8.7 Real PIM Hardware Systems and Proto-	
	types	30
	8.8 Security Considerations	30
6		
9	Conclusion and Future Outlook	31

#### 1. Introduction

Main memory, built using the Dynamic Random Access Memory (DRAM) technology, is a major component in nearly all computing systems, including servers, cloud platforms, mobile/embedded devices, and sensor systems. Across all of these systems, the data working set sizes of modern applications are rapidly growing, while the need for fast analysis of such data is increasing. Thus, main memory is becoming an increasingly significant bottleneck across a wide variety of computing systems and applications [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]. Alleviating the main memory bottleneck requires the memory capacity, energy, cost, and performance to all scale in an efficient manner across technology generations. Unfortunately, it has become increasingly difficult in recent years, especially the past decade, to scale all of these dimensions [1, 2, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49], and thus the main memory bottleneck has been worsening.

A major reason for the main memory bottleneck is the high energy and latency cost associated with data movement. In modern computers, to perform any operation on data that resides in main memory, the processor must retrieve the data from main memory. This requires the memory controller to issue commands to a DRAM module across a relatively slow and power-hungry off-chip bus (known as the memory channel). The DRAM module sends the requested data across the memory channel, after which the data is placed in the caches and registers. The CPU can perform computation on the data once the data is in its registers. Data movement from the DRAM to the CPU incurs long latency and consumes a significant amount of energy [7, 50, 51, 52, 53, 54]. These costs are often exacerbated by the fact that much of the data brought into the caches is not reused by the CPU [52, 53, 55, 56], providing little benefit in return for the high latency and energy cost.

The cost of data movement is a fundamental issue with the *processor-centric* nature of contemporary computer systems. The CPU is considered to be the master in the system, and computation is performed only in the processor (and accelerators). In contrast, data storage and communication units, including the main memory, are treated as unintelligent workers that are incapable of computation. As a result of this processor-centric design paradigm, data moves a lot in the system between the computation units and communication/ storage units so that computation can be done on it. With the increasingly *data-centric* nature of contemporary and emerging appli-

156

# Processing in Memory: Two Approaches

Processing using Memory
 Processing near Memory

# Approach 1: Processing Using Memory

- Take advantage of operational principles of memory to perform bulk data movement and computation in memory
  - Can exploit internal connectivity to move data
  - Can exploit analog computation capability

• Examples: RowClone, In-DRAM AND/OR, Gather/Scatter DRAM

- <u>RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data</u> (Seshadri et al., MICRO 2013)
- □ Fast Bulk Bitwise AND and OR in DRAM (Seshadri et al., IEEE CAL 2015)
- <u>Gather-Scatter DRAM: In-DRAM Address Translation to Improve the Spatial</u> <u>Locality of Non-unit Strided Accesses</u> (Seshadri et al., MICRO 2015)
- "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology" (Seshadri et al., MICRO 2017)

### SAFARI

# Starting Simple: Data Copy and Initialization

memmove & memcpy: 5% cycles in Google's datacenter [Kanev+ ISCA'15]






# VM Cloning Deduplication




Many more

Page Migration


Today's Systems: Bulk Data Copy




Future Systems: In-Memory Copy



# RowClone: In-DRAM Row Copy



# RowClone: Latency and Energy Savings



Seshadri et al., "RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data," MICRO 2013.

## More on RowClone


 Vivek Seshadri, Yoongu Kim, Chris Fallin, Donghyuk Lee, Rachata Ausavarungnirun, Gennady Pekhimenko, Yixin Luo, Onur Mutlu, Michael A. Kozuch, Phillip B. Gibbons, and Todd C. Mowry, "RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization" Proceedings of the <u>46th International Symposium on Microarchitecture</u>

(*MICRO*), Davis, CA, December 2013. [<u>Slides (pptx)</u> (pdf)] [<u>Lightning Session</u> <u>Slides (pptx) (pdf)</u>] [<u>Poster (pptx)</u> (pdf)]

### RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization

Vivek Seshadri Yoongu Kim Chris Fallin\* Donghyuk Lee vseshadr@cs.cmu.edu yoongukim@cmu.edu cfallin@c1f.net donghyuk1@cmu.edu Rachata Ausavarungnirun Gennady Pekhimenko Yixin Luo rachata@cmu.edu gpekhime@cs.cmu.edu yixinluo@andrew.cmu.edu Onur Mutlu Phillip B. Gibbons† Michael A. Kozuch† Todd C. Mowry onur@cmu.edu phillip.b.gibbons@intel.com michael.a.kozuch@intel.com tcm@cs.cmu.edu Carnegie Mellon University †Intel Pittsburgh

### Lecture on RowClone & Processing using DRAM



#### https://www.youtube.com/watch?v=n6Pwg1gax\_E&list=PL5Q2soXY2Zi\_7UBNmC9B8Yr5JSwTG9yH4&index=4

### RowClone Extensions and Follow-Up Work

- Can we do faster inter-subarray copy?
   Yes, see LISA [Chang et al., HPCA 2016]
- Can we enable data movement at smaller granularities within a bank?
  - Yes, see FIGARO [Wang et al., MICRO 2020]
- Can we do better inter-bank copy?
   Yes, see Network-on-Memory [CAL 2020]
- Can similar ideas and DRAM properties be used to perform computation on data?
  - Yes, see Ambit [Seshadri et al., CAL 2015, MICRO 2017]

# LISA: Increasing Connectivity in DRAM

 Kevin K. Chang, Prashant J. Nair, Saugata Ghose, Donghyuk Lee, Moinuddin K. Qureshi, and Onur Mutlu,
 "Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM"
 Proceedings of the <u>22nd International Symposium on High-</u> <u>Performance Computer Architecture</u> (HPCA), Barcelona, Spain, March 2016.
 [Slides (pptx) (pdf)]
 [Source Code]

### Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM

Kevin K. Chang<sup>†</sup>, Prashant J. Nair<sup>\*</sup>, Donghyuk Lee<sup>†</sup>, Saugata Ghose<sup>†</sup>, Moinuddin K. Qureshi<sup>\*</sup>, and Onur Mutlu<sup>†</sup> <sup>†</sup>Carnegie Mellon University <sup>\*</sup>Georgia Institute of Technology

# FIGARO: Fine-Grained In-DRAM Copy

 Yaohua Wang, Lois Orosa, Xiangjun Peng, Yang Guo, Saugata Ghose, Minesh Patel, Jeremie S. Kim, Juan Gómez Luna, Mohammad Sadrosadati, Nika Mansouri Ghiasi, and Onur Mutlu,
 "FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching"
 Proceedings of the <u>53rd International Symposium on</u> Microarchitecture (MICRO), Virtual, October 2020.

- FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching
- Yaohua Wang<sup>\*</sup> Lois Orosa<sup>†</sup> Xiangjun Peng<sup> $\odot$ \*</sup> Yang Guo<sup>\*</sup> Saugata Ghose<sup> $\diamond$ ‡</sup> Minesh Patel<sup>†</sup> Jeremie S. Kim<sup>†</sup> Juan Gómez Luna<sup>†</sup> Mohammad Sadrosadati<sup>§</sup> Nika Mansouri Ghiasi<sup>†</sup> Onur Mutlu<sup>†‡</sup>
- \*National University of Defense Technology <sup>†</sup>ETH Zürich <sup> $\odot$ </sup>Chinese University of Hong Kong <sup> $\diamond$ </sup>University of Illinois at Urbana–Champaign <sup>‡</sup>Carnegie Mellon University <sup>§</sup>Institute of Research in Fundamental Sciences

### Network-On-Memory: Fast Inter-Bank Copy

- Seyyed Hossein SeyyedAghaei Rezaei, Mehdi Modarressi, Rachata Ausavarungnirun, Mohammad Sadrosadati, Onur Mutlu, and Masoud Daneshtalab,
  - "NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories"


*<u>IEEE Computer Architecture Letters</u> (CAL)*, to appear in 2020.

#### NoM: NETWORK-ON-MEMORY FOR INTER-BANK DATA TRANSFER IN HIGHLY-BANKED MEMORIES

Seyyed Hossein SeyyedAghaei Rezaei<sup>1</sup> Mehdi Modarressi<sup>1,3</sup> Rachata Ausavarungnirun<sup>2</sup> Mohammad Sadrosadati<sup>3</sup> Onur Mutlu<sup>4</sup> Masoud Daneshtalab<sup>5</sup>

<sup>1</sup>University of Tehran <sup>2</sup>King Mongkut's University of Technology North Bangkok <sup>3</sup>Institute for Research in Fundamental Sciences <sup>4</sup>ETH Zürich <sup>5</sup>Mälardalens University

# Mindset: Memory as an Accelerator




### Memory similar to a "conventional" accelerator

# (Truly) In-Memory Computation

- We can also support in-DRAM AND, OR, NOT, MAJ
- At low cost
- Using analog computation capability of DRAM
  - Idea: activating multiple rows performs computation
- 30-60X performance and energy improvement
  - Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology," MICRO 2017.

- New memory technologies enable even more opportunities
  - Memristors, resistive RAM, phase change mem, STT-MRAM, ...
  - Can operate on data with minimal movement

# In-DRAM AND/OR: Triple Row Activation



### In-DRAM Bulk Bitwise AND/OR Operation

- BULKAND A,  $B \rightarrow C$
- Semantics: Perform a bitwise AND of two rows A and B and store the result in row C
- R0 reserved zero row, R1 reserved one row
- D1, D2, D3 Designated rows for triple activation
- 1. RowClone A into D1
- 2. RowClone B into D2
- 3. RowClone R0 into D3
- 4. ACTIVATE D1,D2,D3
- 5. RowClone Result into C

# In-DRAM NOT: Dual Contact Cell




Figure 5: A dual-contact cell connected to both ends of a sense amplifier Idea: Feed the negated value in the sense amplifier into a special row


Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations using Commodity DRAM Technology," MICRO 2017.



# **Ambit vs. DDR3: Performance and Energy**


Performance Improvement

Energy Reduction



Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations using Commodity DRAM Technology," MICRO 2057.

# Bulk Bitwise Operations in Workloads



### SAFARI

[1] Li and Patel, BitWeaving, SIGMOD 2013[2] Goodwin+, BitFunnel, SIGIR 2017

# Performance: Bitmap Index on Ambit





Figure 10: Bitmap index performance. The value above each bar indicates the reduction in execution time due to Ambit.


**>5.4-6.6X Performance Improvement** 

Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations using Commodity DRAM Technology," MICRO 2017.



# Performance: BitWeaving on Ambit





# Figure 11: Speedup offered by Ambit over baseline CPU with SIMD for BitWeaving

Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations using Commodity DRAM Technology," MICRO 2017.

# In-DRAM Bulk Bitwise AND/OR

 Vivek Seshadri, Kevin Hsieh, Amirali Boroumand, Donghyuk Lee, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry,
 <u>"Fast Bulk Bitwise AND and OR in DRAM"</u> <u>IEEE Computer Architecture Letters</u> (CAL), April 2015.

# Fast Bulk Bitwise AND and OR in DRAM

Vivek Seshadri\*, Kevin Hsieh\*, Amirali Boroumand\*, Donghyuk Lee\*, Michael A. Kozuch<sup>†</sup>, Onur Mutlu\*, Phillip B. Gibbons<sup>†</sup>, Todd C. Mowry\* \*Carnegie Mellon University <sup>†</sup>Intel Pittsburgh

# Ambit: Bulk-Bitwise in-DRAM Computation

- Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry,
  - "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology"

Proceedings of the <u>50th International Symposium on</u> <u>Microarchitecture</u> (**MICRO**), Boston, MA, USA, October 2017. [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Poster (pptx) (pdf)]

Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology

Vivek Seshadri<sup>1,5</sup> Donghyuk Lee<sup>2,5</sup> Thomas Mullins<sup>3,5</sup> Hasan Hassan<sup>4</sup> Amirali Boroumand<sup>5</sup> Jeremie Kim<sup>4,5</sup> Michael A. Kozuch<sup>3</sup> Onur Mutlu<sup>4,5</sup> Phillip B. Gibbons<sup>5</sup> Todd C. Mowry<sup>5</sup>

<sup>1</sup>Microsoft Research India <sup>2</sup>NVIDIA Research <sup>3</sup>Intel <sup>4</sup>ETH Zürich <sup>5</sup>Carnegie Mellon University

## In-DRAM Bulk Bitwise Execution Paradigm

 Vivek Seshadri and Onur Mutlu,
 "In-DRAM Bulk Bitwise Execution Engine" Invited Book Chapter in Advances in Computers, to appear in 2020.
 [Preliminary arXiv version]

## In-DRAM Bulk Bitwise Execution Engine

Vivek Seshadri Microsoft Research India visesha@microsoft.com Onur Mutlu ETH Zürich onur.mutlu@inf.ethz.ch

## SIMDRAM Framework

 Nastaran Hajinazar, Geraldo F. Oliveira, Sven Gregorio, Joao Dinis Ferreira, Nika Mansouri Ghiasi, Minesh Patel, Mohammed Alser, Saugata Ghose, Juan Gomez-Luna, and Onur Mutlu, "SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM" Proceedings of the <u>26th International Conference on Architectural Support for Programming</u> <u>Languages and Operating Systems</u> (ASPLOS), Virtual, March-April 2021.
 [2-page Extended Abstract]
 [Short Talk Slides (pptx) (pdf)]
 [Talk Slides (pptx) (pdf)]
 [Short Talk Video (5 mins)]
 [Full Talk Video (27 mins)]

## SIMDRAM: A Framework for Bit-Serial SIMD Processing using DRAM

\*Nastaran Hajinazar<sup>1,2</sup> Nika Mansouri Ghiasi<sup>1</sup> Juan Gómez-Luna<sup>1</sup> Sven Gregorio<sup>1</sup> Mohammed Alser<sup>1</sup> Onur Mutlu<sup>1</sup> João Dinis Ferreira<sup>1</sup> Saugata Ghose<sup>3</sup>

<sup>1</sup>ETH Zürich <sup>2</sup>S


<sup>2</sup>Simon Fraser University


<sup>3</sup>University of Illinois at Urbana–Champaign

# **SIMDRAM Key Idea**

- **SIMDRAM:** An end-to-end processing-using-DRAM framework that provides the programming interface, the ISA, and the hardware support for:
  - **Efficiently** computing **complex** operations in DRAM
  - Providing the ability to implement arbitrary operations as required
  - Using an **in-DRAM massively-parallel SIMD substrate** that requires **minimal** changes to DRAM architecture

# **SIMDRAM Framework: Overview**





# **SIMDRAM Key Results**

## Evaluated on:

- 16 complex in-DRAM operations
- 7 commonly-used real-world applications

## **SIMDRAM provides:**

- 88× and 5.8× the throughput of a CPU and a high-end GPU, respectively, over 16 operations
- 257× and 31× the energy efficiency of a CPU and a high-end GPU, respectively, over 16 operations
- 21× and 2.1× the performance of a CPU an a high-end GPU, over seven real-world applications

# **SIMDRAM Conclusion**

## • SIMDRAM:

- Enables efficient computation of a flexible set and wide range of operations in a PuM massively parallel SIMD substrate
- Provides the hardware, programming, and ISA support, to:
  - Address key system integration challenges
  - Allow programmers to define and employ new operations without hardware changes

## **SIMDRAM** is a promising PuM framework

- Can ease the adoption of processing-using-DRAM architectures
- Improves the performance and efficiency of processingusing-memory architectures

# SIMDRAM: A Framework for Bit-Serial SIMD Processing using DRAM

Nastaran Hajinazar\*Geraldo F. Oliveira\*Sven GregorioJoao FerreiraNika Mansouri GhiasiMinesh PatelMohammed AlserSaugata GhoseJuan Gómez–LunaOnur Mutlu







# In-DRAM Physical Unclonable Functions

 Jeremie S. Kim, Minesh Patel, Hasan Hassan, and Onur Mutlu, "The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern DRAM <u>Devices"</u> Proceedings of the <u>24th International Symposium on High-Performance Computer</u> <u>Architecture</u> (HPCA), Vienna, Austria, February 2018.

 [Lightning Talk Video]
 [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]
 [Full Talk Lecture Video (28 minutes)]

## The DRAM Latency PUF:

#### Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices

Jeremie S. Kim<sup>†§</sup> Minesh Patel<sup>§</sup> Hasan Hassan<sup>§</sup> Onur Mutlu<sup>§†</sup> <sup>†</sup>Carnegie Mellon University <sup>§</sup>ETH Zürich

## In-DRAM True Random Number Generation

 Jeremie S. Kim, Minesh Patel, Hasan Hassan, Lois Orosa, and Onur Mutlu, "D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput" Proceedings of the <u>25th International Symposium on High-Performance Computer</u> Architecture (HPCA), Washington, DC, USA, February 2019. [Slides (pptx) (pdf)] [Full Talk Video (21 minutes)] [Full Talk Lecture Video (27 minutes)] Top Picks Honorable Mention by IEEE Micro.

## D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput

Jeremie S. Kim<sup>‡§</sup>

Minesh Patel<sup>§</sup> Hasan Hassan<sup>§</sup> Lois Orosa<sup>§</sup> Onur Mutlu<sup>§‡</sup> <sup>‡</sup>Carnegie Mellon University <sup>§</sup>ETH Zürich

## In-DRAM True Random Number Generation

 Ataberk Olgun, Minesh Patel, A. Giray Yaglikci, Haocong Luo, Jeremie S. Kim, F. Nisa Bostanci, Nandita Vijaykumar, Oguz Ergin, and Onur Mutlu, <u>"QUAC-TRNG: High-Throughput True Random Number Generation Using</u> <u>Quadruple Row Activation in Commodity DRAM Chips"</u> *Proceedings of the <u>48th International Symposium on Computer Architecture</u> (<i>ISCA*), Virtual, June 2021.
 [Slides (pptx) (pdf)]
 [Short Talk Slides (pptx) (pdf)]
 [Talk Video (25 minutes)]
 [SAFARI Live Seminar Video (1 hr 26 mins)]

## QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips

Ataberk OlgunMinesh PatelA. Giray YağlıkçıHaocong LuoJeremie S. KimF. Nisa BostancıNandita VijaykumarOğuz ErginOnur Mutlu§ETH Zürich†TOBB University of Economics and TechnologyOUniversity of Toronto

## ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs

Fei Gao feig@princeton.edu Department of Electrical Engineering Princeton University Georgios Tziantzioulis georgios.tziantzioulis@princeton.edu Department of Electrical Engineering Princeton University David Wentzlaff wentzlaf@princeton.edu Department of Electrical Engineering Princeton University

#### SAFARI

https://parallel.princeton.edu/papers/micro19-gao.pdf

## Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-volatile Memories

Shuangchen Li<sup>1</sup>; Cong Xu<sup>2</sup>, Qiaosha Zou<sup>1,5</sup>, Jishen Zhao<sup>3</sup>, Yu Lu<sup>4</sup>, and Yuan Xie<sup>1</sup>

University of California, Santa Barbara<sup>1</sup>, Hewlett Packard Labs<sup>2</sup> University of California, Santa Cruz<sup>3</sup>, Qualcomm Inc.<sup>4</sup>, Huawei Technologies Inc.<sup>5</sup> {shuangchenli, yuanxie}ece.ucsb.edu<sup>1</sup>

192

## Pinatubo: RowClone and Bitwise Ops in PCM





Figure 2: Overview: (a) Computing-centric approach, moving tons of data to CPU and write back. (b) The proposed Pinatubo architecture, performs *n*-row bitwise operations inside NVM in one step.

# In-Memory Crossbar Array Operations

- Some emerging NVM technologies have crossbar array structure
  - □ Memristors, resistive RAM, phase change mem, STT-MRAM, ...
- Crossbar arrays can be used to perform dot product operations using "analog computation capability"
  - Can operate on multiple pieces of data using Kirchoff's laws
    - Bitline current is a sum of products of wordline V x (1 / cell R)
  - Computation is in analog domain inside the crossbar array
- Need peripheral circuitry for D→A and A→D conversion of inputs and outputs

# In-Memory Crossbar Computation



(a) Multiply-Accumulate operation


(b) Vector-Matrix Multiplier

Fig. 1. (a) Using a bitline to perform an analog sum of products operation. (b) A memristor crossbar used as a vector-matrix multiplier.


## SAFARI

Shafiee+, "ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ISCA 2016.

## In-Memory Crossbar Computation




# Required Peripheral Circuitry



Shift and add: used to summarize the final output

# An Example of 2D Convolution

## Output feature map



Input feature map

SAFAR

## **Structure information**


Input: 5\*5 (blue) Kernel (filter): 3\*3 (grey) Output: 5\*5 (green)

## **Computation information**


Stride: 1 Padding: 1 (white)

Output Dim = (Input + 2\*Padding - Kernel) / Stride + 1

# Mapping Computation onto the Crossbar



# An Overview of NVM-Based PIM System



NVM-based PIM array:

core processing unit for vector-matrix multiplication

Non-linear function array:

processing unit for non-linear functions (e.g., ReLU operations in neural networks) Multiplier array:

handles element-wise operations

# Example Readings on NVM-Based PIM

- Shafiee+, "ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ISCA 2016.
- Chi+, "PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory", ISCA 2016.
- Prezioso+, "Training and Operation of an Integrated Neuromorphic Network based on Metal-Oxide Memristors", Nature 2015
- Ambrogio+, "Equivalent-accuracy accelerated neural-network training using analogue memory", Nature 2018.


# Processing in Memory: Two Approaches

Processing using Memory
 Processing near Memory

# Opportunity: 3D-Stacked Logic+Memory



# Hybrid Memory Cube



# DRAM Landscape (circa 2015)

Segment	DRAM Standards & Architectures
Commodity	DDR3 (2007) [14]; DDR4 (2012) [18]
Low-Power	LPDDR3 (2012) [17]; LPDDR4 (2014) [20]
Graphics	GDDR5 (2009) [15]
Performance	eDRAM [28], [32]; RLDRAM3 (2011) [29]
3D-Stacked	WIO (2011) [16]; WIO2 (2014) [21]; MCDRAM (2015) [13]; HBM (2013) [19]; HMC1.0 (2013) [10]; HMC1.1 (2014) [11]
Academic	SBA/SSA (2010) [38]; Staged Reads (2012) [8]; RAIDR (2012) [27]; SALP (2012) [24]; TL-DRAM (2013) [26]; RowClone (2013) [37]; Half-DRAM (2014) [39]; Row-Buffer Decoupling (2014) [33]; SARP (2014) [6]; AL-DRAM (2015) [25]

Table 1. Landscape of DRAM-based memory

Kim+, "Ramulator: A Flexible and Extensible DRAM Simulator", IEEE CAL 2015.


## Two Key Questions in Processing Near Memory

- What are the performance and energy benefits of using 3D-stacked memory as a coarse-grained accelerator?
  - By changing the entire system
  - By performing simple function offloading


- What is the minimal processing-in-memory support we can provide?
  - With minimal changes to system and programming

# Graph Processing


Large graphs are everywhere (circa 2015)



Scalable large-scale graph processing is challenging




# Key Bottlenecks in Graph Processing




# Tesseract System for Graph Processing

Interconnected set of 3D-stacked memory+logic chips with simple cores




**SAFARI** Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing" ISCA 2015.


# Tesseract System for Graph Processing



# Tesseract System for Graph Processing




## **Evaluated Systems**



**SAFARI** Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing" ISCA 2015.


# Tesseract Graph Processing Performance

## >13X Performance Improvement




**SAFARI** Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing" ISCA 2015.

# Tesseract Graph Processing Performance



# Tesseract Graph Processing System Energy



**SAFARI** Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing" ISCA 2015.

## More on Tesseract

 Junwhan Ahn, Sungpack Hong, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi,
 "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing"
 Proceedings of the <u>42nd International Symposium on</u> <u>Computer Architecture</u> (ISCA), Portland, OR, June 2015.
 [Slides (pdf)] [Lightning Session Slides (pdf)]

## A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing

Junwhan Ahn Sungpack Hong<sup>§</sup> Sungjoo Yoo Onur Mutlu<sup>†</sup> Kiyoung Choi junwhan@snu.ac.kr, sungpack.hong@oracle.com, sungjoo.yoo@gmail.com, onur@cmu.edu, kchoi@snu.ac.kr Seoul National University <sup>§</sup>Oracle Labs <sup>†</sup>Carnegie Mellon University

## Two Key Questions in Processing Near Memory

- What are the performance and energy benefits of using 3D-stacked memory as a coarse-grained accelerator?
  - By changing the entire system
  - By performing simple function offloading

- What is the minimal processing-in-memory support we can provide?
  - With minimal changes to system and programming

## PIM on Mobile Devices

 Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu,

"Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks"

Proceedings of the <u>23rd International Conference on Architectural Support for</u> <u>Programming Languages and Operating Systems</u> (**ASPLOS**), Williamsburg, VA, USA, March 2018.
[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Poster (pptx) (pdf)]
[Lightning Talk Video (2 minutes)]

## Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand1Saugata Ghose1Youngsok Kim2Rachata Ausavarungnirun1Eric Shiu3Rahul Thakur3Daehyun Kim4,3Aki Kuusela3Allan Knies3Parthasarathy Ranganathan3Onur Mutlu5,1SAFARI217

## Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

## **Amirali Boroumand**

Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, Onur Mutlu









SEOUL NATIONAL UNIVERSITY






## **Consumer Devices**



## **Consumer devices are everywhere!**

## Energy consumption is a first-class concern in consumer devices



## Four Important Workloads





**Google's web browser** 



## **TensorFlow Mobile**

Google's machine learning framework




**Google's video codec** 



## **Energy Cost of Data Movement**

## I<sup>st</sup> key observation: 62.7% of the total system energy is spent on data movement



**Processing-In-Memory (PIM)** 

**Potential solution: move computation close to data** 

Challenge: limited area and energy budget

## Using PIM to Reduce Data Movement

2<sup>nd</sup> key observation: a significant fraction of the data movement often comes from simple functions

We can design lightweight logic to implement these <u>simple functions</u> in <u>memory</u>

Small embedded low-power core

> PIM Core

Small fixed-function accelerators



Offloading to PIM logic reduces energy and improves performance, on average, by 2.3X and 2.2X

## **Workload Analysis**





Chrome Google's web browser



## **TensorFlow Mobile**


Google's machine learning framework



**Google's video codec** 



## **TensorFlow Mobile**




#### 57.3% of the inference energy is spent on data movement ↓

54.4% of the data movement energy comes from packing/unpacking\_and quantization




## Packing



A simple data reorganization process that requires simple arithmetic


## Quantization



A simple data conversion operation that requires shift, addition, and multiplication operations

## **Normalized Energy**






PIM core and PIM accelerator reduce <u>energy consumption</u> on average by 2.0X and 2.3X SAFARI

## **Normalized Runtime**

#### S CPU-Only ■ PIM-Core ■ PIM-Acc



Offloading these kernels to PIM core and PIM accelerator reduces program runtime on average by 1.8X and 2.2X

## More on PIM for Mobile Devices

 Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu,


"Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks"

Proceedings of the <u>23rd International Conference on Architectural Support for</u> <u>Programming Languages and Operating Systems</u> (**ASPLOS**), Williamsburg, VA, USA, March 2018.
[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Poster (pptx) (pdf)]
[Lightning Talk Video (2 minutes)]

## Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand1Saugata Ghose1Youngsok Kim2Rachata Ausavarungnirun1Eric Shiu3Rahul Thakur3Daehyun Kim4,3Aki Kuusela3Allan Knies3Parthasarathy Ranganathan3Onur Mutlu<sup>5,1</sup>SAFARI229

## **Truly Distributed GPU Processing with PIM?**



## Accelerating GPU Execution with PIM (I)

 Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, Niladrish Chatterjee, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen W. Keckler, "Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems" Proceedings of the <u>43rd International Symposium on Computer</u>

Architecture (ISCA), Seoul, South Korea, June 2016.

Slides (pptx) (pdf)

[Lightning Session Slides (pptx) (pdf)]

#### Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems

Kevin Hsieh<sup>‡</sup> Eiman Ebrahimi<sup>†</sup> Gwangsun Kim<sup>\*</sup> Niladrish Chatterjee<sup>†</sup> Mike O'Connor<sup>†</sup> Nandita Vijaykumar<sup>‡</sup> Onur Mutlu<sup>§‡</sup> Stephen W. Keckler<sup>†</sup> <sup>‡</sup>Carnegie Mellon University <sup>†</sup>NVIDIA <sup>\*</sup>KAIST <sup>§</sup>ETH Zürich

## Accelerating GPU Execution with PIM (II)

 Ashutosh Pattnaik, Xulong Tang, Adwait Jog, Onur Kayiran, Asit K. Mishra, Mahmut T. Kandemir, Onur Mutlu, and Chita R. Das, "Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities"

Proceedings of the <u>25th International Conference on Parallel</u> <u>Architectures and Compilation Techniques</u> (**PACT**), Haifa, Israel, September 2016.

## Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities

Ashutosh Pattnaik<sup>1</sup> Xulong Tang<sup>1</sup> Adwait Jog<sup>2</sup> Onur Kayıran<sup>3</sup> Asit K. Mishra<sup>4</sup> Mahmut T. Kandemir<sup>1</sup> Onur Mutlu<sup>5,6</sup> Chita R. Das<sup>1</sup> <sup>1</sup>Pennsylvania State University <sup>2</sup>College of William and Mary <sup>3</sup>Advanced Micro Devices, Inc. <sup>4</sup>Intel Labs <sup>5</sup>ETH Zürich <sup>6</sup>Carnegie Mellon University

## Accelerating Linked Data Structures

 Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, and Onur Mutlu, "Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation" Proceedings of the <u>34th IEEE International Conference on Computer</u> Design (ICCD), Phoenix, AZ, USA, October 2016.

## Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation

Kevin Hsieh<sup>†</sup> Samira Khan<sup>‡</sup> Nandita Vijaykumar<sup>†</sup> Kevin K. Chang<sup>†</sup> Amirali Boroumand<sup>†</sup> Saugata Ghose<sup>†</sup> Onur Mutlu<sup>§†</sup> <sup>†</sup>Carnegie Mellon University <sup>‡</sup>University of Virginia <sup>§</sup>ETH Zürich

## Accelerating Dependent Cache Misses

 Milad Hashemi, Khubaib, Eiman Ebrahimi, Onur Mutlu, and Yale N. Patt, "Accelerating Dependent Cache Misses with an Enhanced <u>Memory Controller"</u> *Proceedings of the <u>43rd International Symposium on Computer</u> <i>Architecture (ISCA)*, Seoul, South Korea, June 2016. [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]

## Accelerating Dependent Cache Misses with an Enhanced Memory Controller

Milad Hashemi<sup>\*</sup>, Khubaib<sup>†</sup>, Eiman Ebrahimi<sup>‡</sup>, Onur Mutlu<sup>§</sup>, Yale N. Patt<sup>\*</sup>

\* The University of Texas at Austin <sup>†</sup>Apple <sup>‡</sup>NVIDIA <sup>§</sup>ETH Zürich & Carnegie Mellon University

## Accelerating Runahead Execution

 Milad Hashemi, Onur Mutlu, and Yale N. Patt, <u>"Continuous Runahead: Transparent Hardware Acceleration for</u> <u>Memory Intensive Workloads"</u> *Proceedings of the <u>49th International Symposium on</u> <u>Microarchitecture</u> (<i>MICRO*), Taipei, Taiwan, October 2016. [Slides (pptx) (pdf)] [Lightning Session Slides (pdf)] [Poster (pptx) (pdf)]

#### Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads

Milad Hashemi\*, Onur Mutlu<sup>§</sup>, Yale N. Patt\*

\* The University of Texas at Austin §ETH Zürich

## Accelerating Climate Modeling

 Gagandeep Singh, Dionysios Diamantopoulos, Christoph Hagleitner, Juan Gómez-Luna, Sander Stuijk, Onur Mutlu, and Henk Corporaal, "NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling" Proceedings of the <u>30th International Conference on Field-Programmable Logic</u> and Applications (FPL), Gothenburg, Sweden, September 2020.
 [Slides (pptx) (pdf)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Talk Video (23 minutes)] Nominated for the Stamatis Vassiliadis Memorial Award.

#### NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling

Gagandeep Singh<sup>a,b,c</sup> Dionysios Diamantopoulos<sup>c</sup> Christoph Hagleitner<sup>c</sup> Juan Gómez-Luna<sup>b</sup> Sander Stuijk<sup>a</sup> Onur Mutlu<sup>b</sup> Henk Corporaal<sup>a</sup> <sup>a</sup>Eindhoven University of Technology <sup>b</sup>ETH Zürich <sup>c</sup>IBM Research Europe, Zurich

## Accelerating Approximate String Matching

Damla Senol Cali, Gurpreet S. Kalsi, Zulal Bingol, Can Firtina, Lavanya Subramanian, Jeremie S. Kim, Rachata Ausavarungnirun, Mohammed Alser, Juan Gomez-Luna, Amirali Boroumand, Anant Nori, Allison Scibisz, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis" *Proceedings of the <u>53rd International Symposium on Microarchitecture</u> (<i>MICRO*), Virtual, October 2020.
 [Lighting Talk Video (1.5 minutes)]
 [Lighting Talk Slides (pptx) (pdf)]
 [Talk Video (18 minutes)]
 [Slides (pptx) (pdf)]

#### GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis

Damla Senol Cali<sup>†</sup><sup>™</sup> Gurpreet S. Kalsi<sup>™</sup> Zülal Bingöl<sup>▽</sup> Can Firtina<sup>◊</sup> Lavanya Subramanian<sup>‡</sup> Jeremie S. Kim<sup>◊†</sup> Rachata Ausavarungnirun<sup>⊙</sup> Mohammed Alser<sup>◊</sup> Juan Gomez-Luna<sup>◊</sup> Amirali Boroumand<sup>†</sup> Anant Nori<sup>™</sup> Allison Scibisz<sup>†</sup> Sreenivas Subramoney<sup>™</sup> Can Alkan<sup>▽</sup> Saugata Ghose<sup>\*†</sup> Onur Mutlu<sup>◊†▽</sup> <sup>†</sup>Carnegie Mellon University <sup>™</sup>Processor Architecture Research Lab, Intel Labs <sup>¬</sup>Bilkent University <sup>◊</sup>ETH Zürich <sup>‡</sup>Facebook <sup>⊙</sup>King Mongkut's University of Technology North Bangkok <sup>\*</sup>University of Illinois at Urbana–Champaign 237

## Accelerating Time Series Analysis

 Ivan Fernandez, Ricardo Quislant, Christina Giannoula, Mohammed Alser, Juan Gómez-Luna, Eladio Gutiérrez, Oscar Plata, and Onur Mutlu,
 "NATSA: A Near-Data Processing Accelerator for Time Series Analysis" Proceedings of the <u>38th IEEE International Conference on Computer</u> <u>Design</u> (ICCD), Virtual, October 2020.
 [Slides (pptx) (pdf)]
 [Talk Video (10 minutes)]
 [Source Code]

#### NATSA: A Near-Data Processing Accelerator for Time Series Analysis

Ivan FernandezRicardo QuislantChristina GiannoulaMohammed AlserJuan Gómez-LunaEladio GutiérrezOscar PlataOnur Mutlu§University of Malaga†National Technical University of Athens‡ETH Zürich

## Accelerating Neural Network Inference

 Amirali Boroumand, Saugata Ghose, Berkin Akin, Ravi Narayanaswami, Geraldo F. Oliveira, Xiaoyu Ma, Eric Shiu, and Onur Mutlu,
 "Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks" Proceedings of the <u>30th International Conference on Parallel Architectures and</u> Compilation Techniques (PACT), Virtual, September 2021.
 [Slides (pptx) (pdf)]

#### **Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks**

Amirali Boroumand\*\*Saugata Ghose\*Berkin Akin\*Ravi Narayanaswami\*Geraldo F. Oliveira\*Xiaoyu Ma\*Eric Shiu\*Onur Mutlu\*\*\* Carnegie Mellon Univ.\* Stanford Univ.\* Univ. of Illinois Urbana-Champaign\* Google\* ETH Zürich

### Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks

Amirali BoroumandSaugata GhoseBerkin AkinRavi NarayanaswamiGeraldo F. OliveiraXiaoyu MaEric ShiuOnur Mutlu

**PACT 2021** 



## **Executive Summary**

#### <u>Context</u>: We extensively analyze a state-of-the-art edge ML accelerator (Google Edge TPU) using 24 Google edge models

- Wide range of models (CNNs, LSTMs, Transducers, RCNNs)

#### **Problem:** The Edge TPU accelerator suffers from three challenges:

- It operates significantly below its peak throughput
- It operates significantly below its theoretical energy efficiency
- It inefficiently handles memory accesses

## <u>Key Insight</u>: These shortcomings arise from the monolithic design of the Edge TPU accelerator

- The Edge TPU accelerator design does not account for layer heterogeneity

#### Key Mechanism: A new framework called Mensa

 Mensa consists of heterogeneous accelerators whose dataflow and hardware are specialized for specific families of layers

#### Key Results: We design a version of Mensa for Google edge ML models

- Mensa improves performance and energy by 3.0X and 3.1X
- Mensa reduces cost and improves area efficiency

## FPGA-based Processing Near Memory

 Gagandeep Singh, Mohammed Alser, Damla Senol Cali, Dionysios Diamantopoulos, Juan Gómez-Luna, Henk Corporaal, and Onur Mutlu, "FPGA-based Near-Memory Acceleration of Modern Data-Intensive Applications" <u>IEEE Micro</u> (IEEE MICRO), 2021.

# FPGA-based Near-Memory Acceleration of Modern Data-Intensive Applications

Gagandeep Singh<sup>◊</sup> Mohammed Alser<sup>◊</sup> Damla Senol Cali<sup>⋈</sup>

Dionysios Diamantopoulos<sup>∇</sup> Juan Gómez-Luna<sup>◊</sup>

Henk Corporaal<sup>★</sup> Onur Mutlu<sup>◊ ⋈</sup>

◇ETH Zürich <sup>™</sup>Carnegie Mellon University
 \*Eindhoven University of Technology <sup>▽</sup>IBM Research Europe

## We Need to Revisit the Entire Stack

	Problem	,
	Aigorithm	
	Program/Language	
	System Software	
	SW/HW Interface	
	Micro-architecture	
	Logic	
	Devices	
	Electrons	

#### We can get there step by step

## Two Key Questions in Processing Near Memory

- What are the performance and energy benefits of using 3D-stacked memory as a coarse-grained accelerator?
  - By changing the entire system
  - By performing simple function offloading

What is the minimal processing-in-memory support we can provide?

With minimal changes to system and programming

## PEI: Simple Processing in Memory


 Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi, "PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture" Proceedings of the <u>42nd International Symposium on</u> <u>Computer Architecture</u> (ISCA), Portland, OR, June 2015. [Slides (pdf)] [Lightning Session Slides (pdf)]

#### PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture

Junwhan Ahn Sungjoo Yoo Onur Mutlu<sup>†</sup> Kiyoung Choi junwhan@snu.ac.kr, sungjoo.yoo@gmail.com, onur@cmu.edu, kchoi@snu.ac.kr Seoul National University <sup>†</sup>Carnegie Mellon University

## PEI: PIM-Enabled Instructions (Ideas)

- Goal: Develop mechanisms to get the most out of near-data processing with minimal cost, minimal changes to the system, no changes to the programming model
- Key Idea 1: Expose each PIM operation as a cache-coherent, virtually-addressed host processor instruction (called PEI) that operates on only a single cache block
  - e.g., \_\_pim\_add(&w.next\_rank, value)  $\rightarrow$  pim.add r1, (r2)
  - No changes sequential execution/programming model
  - No changes to virtual memory
  - Minimal changes to cache coherence
  - No need for data mapping: Each PEI restricted to a single memory module
- Key Idea 2: Dynamically decide where to execute a PEI (i.e., the host processor or PIM accelerator) based on simple locality characteristics and simple hardware predictors
  - Execute each operation at the location that provides the best performance



- Executed either in memory or in the processor: dynamic decision
  - Low-cost locality monitoring for a single instruction
- Cache-coherent, virtually-addressed, single cache block only
- Atomic between different PEIs
- Not atomic with normal instructions (use pfence for ordering)
   SAFARI

## PEI: Initial Evaluation Results

#### Initial evaluations with 10 emerging data-intensive workloads

- Large-scale graph processing
- In-memory data analytics
- Machine learning and data mining
- Three input sets (small, medium, large) for each workload to analyze the impact of data locality

Table 2: Baseline Simulation Configuration


Component	Configuration
Core	16 out-of-order cores, 4 GHz, 4-issue
L1 I/D-Cache	Private, 32 KB, 4/8-way, 64 B blocks, 16 MSHRs
L2 Cache	Private, 256 KB, 8-way, 64 B blocks, 16 MSHRs
L3 Cache	Shared, 16 MB, 16-way, 64 B blocks, 64 MSHRs
<b>On-Chip Network</b>	Crossbar, 2 GHz, 144-bit links
Main Memory	32 GB, 8 HMCs, daisy-chain (80 GB/s full-duplex)
HMC	4 GB, 16 vaults, 256 DRAM banks [20]
– DRAM	FR-FCFS, $tCL = tRCD = tRP = 13.75 \text{ ns} [27]$
<ul> <li>Vertical Links</li> </ul>	64 TSVs per vault with 2 Gb/s signaling rate [23]

Pin-based cycle-level x86-64 simulation

Performance Improvement and Energy Reduction:


- 47% average speedup with large input data sets
- 32% speedup with small input data sets
- 25% avg. energy reduction in a single node with large input data sets


## PEI Performance Delta: Large Data Sets



PIM-Only Locality-Aware

## PEI Energy Consumption





## Simpler PIM: PIM-Enabled Instructions

 Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi, "PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture" Proceedings of the <u>42nd International Symposium on</u> <u>Computer Architecture</u> (ISCA), Portland, OR, June 2015. [Slides (pdf)] [Lightning Session Slides (pdf)]

#### PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture

Junwhan Ahn Sungjoo Yoo Onur Mutlu<sup>†</sup> Kiyoung Choi junwhan@snu.ac.kr, sungjoo.yoo@gmail.com, onur@cmu.edu, kchoi@snu.ac.kr Seoul National University <sup>†</sup>Carnegie Mellon University

## Processing in Memory: Two Approaches

Processing using Memory
 Processing near Memory

## Eliminating the Adoption Barriers

# How to Enable Adoption of Processing in Memory

# Potential Barriers to Adoption of PIM

- 1. Functionality and applications & software for PIM
- 2. Ease of **programming** (interfaces and compiler/HW support)
- 3. **System** support: coherence, synchronization, virtual memory
- 4. **Runtime** and **compilation** systems for adaptive scheduling, data mapping, access/sharing control
- 5. **Infrastructures** to assess benefits and feasibility

## All can be solved with change of mindset

## We Need to Revisit the Entire Stack

Problem	,
Aigorithm	
Program/Language	
System Software	
SW/HW Interface	
Micro-architecture	
Logic	
Devices	
Electrons	

## We can get there step by step

# PIM Review and Open Problems

# A Modern Primer on Processing in Memory

Onur Mutlu<sup>a,b</sup>, Saugata Ghose<sup>b,c</sup>, Juan Gómez-Luna<sup>a</sup>, Rachata Ausavarungnirun<sup>d</sup>

SAFARI Research Group

<sup>a</sup>ETH Zürich <sup>b</sup>Carnegie Mellon University <sup>c</sup>University of Illinois at Urbana-Champaign <sup>d</sup>King Mongkut's University of Technology North Bangkok

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun, "A Modern Primer on Processing in Memory" *Invited Book Chapter in <u>Emerging Computing: From Devices to Systems -</u> <i>Looking Beyond Moore and Von Neumann*, Springer, to be published in 2021.

#### A Modern Primer on Processing in Memory

Onur Mutlu<sup>a,b</sup>, Saugata Ghose<sup>b,c</sup>, Juan Gómez-Luna<sup>a</sup>, Rachata Ausavarungnirun<sup>d</sup>

SAFARI Research Group

<sup>a</sup>ETH Zürich <sup>b</sup>Carnegie Mellon University <sup>c</sup>University of Illinois at Urbana-Champaign <sup>d</sup>King Mongkut's University of Technology North Bangkok

#### Abstract

Modern computing systems are overwhelmingly designed to move data to computation. This design choice goes directly against at least three key trends in computing that cause performance, scalability and energy bottlenecks: (1) data access is a key bottleneck as many important applications are increasingly data-intensive, and memory bandwidth and energy do not scale well, (2) energy consumption is a key limiter in almost all computing platforms, especially server and mobile systems, (3) data movement, especially off-chip to on-chip, is very expensive in terms of bandwidth, energy and latency, much more so than computation. These trends are especially severely-felt in the data-intensive server and energy-constrained mobile systems of today.

At the same time, conventional memory technology is facing many technology scaling challenges in terms of reliability, energy, and performance. As a result, memory system architects are open to organizing memory in different ways and making it more intelligent, at the expense of higher cost. The emergence of 3D-stacked memory plus logic, the adoption of error correcting codes inside the latest DRAM chips, proliferation of different main memory standards and chips, specialized for different purposes (e.g., graphics, low-power, high bandwidth, low latency), and the necessity of designing new solutions to serious reliability and security issues, such as the RowHammer phenomenon, are an evidence of this trend.

This chapter discusses recent research that aims to practically enable computation close to data, an approach we call *processing-in-memory* (PIM). PIM places computation mechanisms in or near where the data is stored (i.e., inside the memory chips, in the logic layer of 3D-stacked memory, or in the memory controllers), so that data movement between the computation units and memory is reduced or eliminated. While the general idea of PIM is not new, we discuss motivating trends in applications as well as memory circuits/technology that greatly exacerbate the need for enabling it in modern computing systems. We examine at least two promising new approaches to designing PIM systems to accelerate important data-intensive applications: (1) *processing using memory* by exploiting analog operational properties of DRAM chips to perform massively-parallel operations in memory, with low-cost changes, (2) *processing near memory* by exploiting 3D-stacked memory technology design to provide high memory bandwidth and low memory latency to in-memory logic. In both approaches, we describe and tackle relevant cross-layer research, design, and adoption challenges in devices, architecture, systems, and programming models. Our focus is on the development of in-memory processing designs that can be adopted in real computing platforms at low cost. We conclude by discussing work on solving key challenges to the practical adoption of PIM.

*Keywords:* memory systems, data movement, main memory, processing-in-memory, near-data processing, computation-in-memory, processing using memory, processing near memory, 3D-stacked memory, non-volatile memory, energy efficiency, high-performance computing, computer architecture, computing paradigm, emerging technologies, memory scaling, technology scaling, dependable systems, robust systems, hardware security, system security, latency, low-latency computing

#### Contents

SAFARI

1	Introduction	2
2	Major Trends Affecting Main Memory	4
3	The Need for Intelligent Memory Controllers	
-	to Enhance Memory Scaling	6
_		
4	Perils of Processor-Centric Design	9
5	Processing-in-Memory (PIM): Technology	_
5	Enablers and Two Approaches	12
-	5.1 New Technology Enablers: 3D-Stacked	_
	Memory and Non-Volatile Memory	12
-	5.2 Two Approaches: Processing Using	
	Memory (PUM) vs. Processing Near	
	Memory (PNM)	13
6	Processing Using Memory (PUM)	14
	6.1 RowClone	14
	6.2 Ambit	15
	6.3 Gather-Scatter DRAM	17
	6.4 In-DRAM Security Primitives	17
7	Processing Near Memory (PNM)	18
4	7.1 Tesseract: Coarse-Grained Application-	10
	Level PNM Acceleration of Graph Pro-	
	cessing	19
-	7.2 Function-Level PNM Acceleration of	
	Mobile Consumer Workloads	20
	7.3 Programmer-Transparent Function-	
	Level PNM Acceleration of GPU	
	Applications	21
_	7.4 Instruction-Level PNM Acceleration	
	with PIM-Enabled Instructions (PEI)	21
_	7.5 Function-Level PNM Acceleration of	_
	Genome Analysis Workloads	22
_	7.6 Application-Level PNM Acceleration of	22
	Time Series Analysis	23
8	Enabling the Adoption of PIM	24
•	8.1 Programming Models and Code Genera-	
	tion for PIM	24
_	8.2 PIM Runtime: Scheduling and Data	
	Mapping	25
_	8.3 Memory Coherence	27
	8.4 Virtual Memory Support	27
	8.5 Data Structures for PIM	28
	8.6 Benchmarks and Simulation Infrastruc-	
	tures	29
_	8.7 Real PIM Hardware Systems and Proto-	
	types	30
	8.8 Security Considerations	30
0	Conclusion and Future Order 1	21
9	Conclusion and Future Outlook	31

#### 1. Introduction

Main memory, built using the Dynamic Random Access Memory (DRAM) technology, is a major component in nearly all computing systems, including servers, cloud platforms, mobile/embedded devices, and sensor systems. Across all of these systems, the data working set sizes of modern applications are rapidly growing, while the need for fast analysis of such data is increasing. Thus, main memory is becoming an increasingly significant bottleneck across a wide variety of computing systems and applications [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]. Alleviating the main memory bottleneck requires the memory capacity, energy, cost, and performance to all scale in an efficient manner across technology generations. Unfortunately, it has become increasingly difficult in recent years, especially the past decade, to scale all of these dimensions [1, 2, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49], and thus the main memory bottleneck has been worsening.

A major reason for the main memory bottleneck is the high energy and latency cost associated with data movement. In modern computers, to perform any operation on data that resides in main memory, the processor must retrieve the data from main memory. This requires the memory controller to issue commands to a DRAM module across a relatively slow and power-hungry off-chip bus (known as the memory channel). The DRAM module sends the requested data across the memory channel, after which the data is placed in the caches and registers. The CPU can perform computation on the data once the data is in its registers. Data movement from the DRAM to the CPU incurs long latency and consumes a significant amount of energy [7, 50, 51, 52, 53, 54]. These costs are often exacerbated by the fact that much of the data brought into the caches is not reused by the CPU [52, 53, 55, 56], providing little benefit in return for the high latency and energy cost.

The cost of data movement is a fundamental issue with the *processor-centric* nature of contemporary computer systems. The CPU is considered to be the master in the system, and computation is performed only in the processor (and accelerators). In contrast, data storage and communication units, including the main memory, are treated as unintelligent workers that are incapable of computation. As a result of this processor-centric design paradigm, data moves a lot in the system between the computation units and communication/ storage units so that computation can be done on it. With the increasingly *data-centric* nature of contemporary and emerging appli-

258

# PIM Review and Open Problems (II)

#### A Workload and Programming Ease Driven Perspective of Processing-in-Memory

Saugata Ghose†Amirali Boroumand†Jeremie S. Kim†§Juan Gómez-Luna§Onur Mutlu§††Carnegie Mellon University§ETH Zürich

Saugata Ghose, Amirali Boroumand, Jeremie S. Kim, Juan Gomez-Luna, and Onur Mutlu, "Processing-in-Memory: A Workload-Driven Perspective" *Invited Article in <u>IBM Journal of Research & Development</u>, Special Issue on Hardware for Artificial Intelligence*, to appear in November 2019. [Preliminary arXiv version]

## SAFARI

https://arxiv.org/pdf/1907.12947.pdf

## UPMEM Processing-in-DRAM Engine (2019)

## Processing in DRAM Engine


 Includes standard DIMM modules, with a large number of DPU processors combined with DRAM chips.

## Replaces standard DIMMs

- DDR4 R-DIMM modules
  - 8GB+128 DPUs (16 PIM chips)
  - Standard 2x-nm DRAM process




Large amounts of compute & memory bandwidth




https://www.upmem.com/video-upmem-presenting-its-true-processing-in-memory-solution-hot-chips-2019/

# **UPMEM Memory Modules**

- E19: 8 chips DIMM (1 rank). DPUs @ 267 MHz
- P21: 16 chips DIMM (2 ranks). DPUs @ 350 MHz



# 2,560-DPU Processing-in-Memory System



PIM-enabled Memory

#### Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture

JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland IZZAT EL HAJJ, American University of Beruti, Lebanon IVAN FERNANDEZ, ETH Zürich, Switzerland and University of Malaga, Spain CHRISTINA GIANNOULA, ETH Zürich, Switzerland and NTUA, Greece GERALDO F. OLIVEIRA, ETH Zürich, Switzerland ONUR MUTLU, ETH Zürich, Switzerland

Many modern workloads, such as neural networks, databases, and graph processing, are fundamentally memory-bound. For such workloads, the data movement between main memory and CPU cores imposes a significant overhead in terms of both latency and energy. A major reason is that this communication happens through a narrow bus with high latency and limited bandwidth, and the low data reuse in memory-bound workloads is insufficient to amorize the cost of main memory ancess. Fundamentally addressing this data movement builleneck requires a paradigm where the memory system assumes an active role in computing by integrating processing capabilities. This paradigm is known as processing-in-memory (PdN).


Recent research explores different forms of PIM architectures, motivated by the emergence of new 3Dstacked memory technologies that integrate memory with a logic layer where processing elements can be easily placed. Past works evaluate these architectures in simulation or, at best, with simplified hardware prototypes. In contrast, the UPMEM company has designed and manufactured the first publicly-available real-world PIM architecture. The UPMEM PIM architecture combines traditional DRAM memory arrays with general-purpose in-order cores, called DRAM Processing Units (DFUS), integrated in the same chip.

This paper provides the first comprehensive analysis of the first publicly-available real-world PIM architecture. We make two key contributions: First, we conduct an experimental characterization of the UPMEM-based PIM system using microbenchmarks to assess various architecture limits such as compute throughput and memory bandwisht, yielding new insights. Second, we present PMU (*Dressing: In-Memory benchmarks*), a benchmark suite of 16 workloads from different application domains (e.g., denne/sparse linear algebra, databases, data analytics, graph processing, neural networks, bioinformatics, image processing), which we identify as memory-bound. We evaluate the performance and scaling characteristics of PtM benchmarks on the UPMEM PIM architecture, and compare their performance and energy consumption to their state of the-art CPU and CPU counterparts. Our extensive evaluation conducted on two real UPMEM-based PIM systems with 64 and 2535 DPU provides new insights about satiability of different workloads to the PIM systems sime for and 2535 DPU provides new insights about satiability of different workloads to the Simartheterure designers of future PIM systems.

**PIM-enabled** memory DRAM CPU PIM-enable memor **PIM-enabled** memor DRAM PIM-enabled memo

https://arxiv.org/pdf/2105.03814.pdf

## More on the UPMEM PIM System



https://www.youtube.com/watch?v=Sscy1Wrr22A&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=26

## Experimental Analysis of the UPMEM PIM Engine

## Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture

JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland IZZAT EL HAJJ, American University of Beirut, Lebanon IVAN FERNANDEZ, ETH Zürich, Switzerland and University of Malaga, Spain CHRISTINA GIANNOULA, ETH Zürich, Switzerland and NTUA, Greece GERALDO F. OLIVEIRA, ETH Zürich, Switzerland ONUR MUTLU, ETH Zürich, Switzerland

Many modern workloads, such as neural networks, databases, and graph processing, are fundamentally memory-bound. For such workloads, the data movement between main memory and CPU cores imposes a significant overhead in terms of both latency and energy. A major reason is that this communication happens through a narrow bus with high latency and limited bandwidth, and the low data reuse in memory-bound workloads is insufficient to amortize the cost of main memory access. Fundamentally addressing this *data movement bottleneck* requires a paradigm where the memory system assumes an active role in computing by integrating processing capabilities. This paradigm is known as *processing-in-memory (PIM*).

Recent research explores different forms of PIM architectures, motivated by the emergence of new 3Dstacked memory technologies that integrate memory with a logic layer where processing elements can be easily placed. Past works evaluate these architectures in simulation or, at best, with simplified hardware prototypes. In contrast, the UPMEM company has designed and manufactured the first publicly-available real-world PIM architecture. The UPMEM PIM architecture combines traditional DRAM memory arrays with general-purpose in-order cores, called *DRAM Processing Units* (*DPUs*), integrated in the same chip.

This paper provides the first comprehensive analysis of the first publicly-available real-world PIM architecture. We make two key contributions. First, we conduct an experimental characterization of the UPMEM-based PIM system using microbenchmarks to assess various architecture limits such as compute throughput and memory bandwidth, yielding new insights. Second, we present *PrIM* (*Processing-In-Memory benchmarks*), a benchmark suite of 16 workloads from different application domains (e.g., dense/sparse linear algebra, databases, data analytics, graph processing, neural networks, bioinformatics, image processing), which we identify as memory-bound. We evaluate the performance and scaling characteristics of PrIM benchmarks on the UPMEM PIM architecture, and compare their performance and energy consumption to their stateof-the-art CPU and GPU counterparts. Our extensive evaluation conducted on two real UPMEM-based PIM systems with 640 and 2,556 DPUs provides new insights about suitability of different workloads to the PIM system, programming recommendations for software designers, and suggestions and hints for hardware and architecture designers of future PIM systems.

#### https://arxiv.org/pdf/2105.03814.pdf

# **PrIM Benchmarks: Application Domains**


Domain	Benchmark	Short name
Dense linear algebra	Vector Addition	VA
Dense linear algebra	Matrix-Vector Multiply	GEMV
Sparse linear algebra	Sparse Matrix-Vector Multiply	SpMV
Databasas	Select	SEL
Databases	Unique	UNI
Data analytics	Binary Search	BS
Data analytics	Time Series Analysis	TS
Graph processing	Breadth-First Search	BFS
Neural networks	Multilayer Perceptron	MLP
Bioinformatics	Needleman-Wunsch	NW
	Image histogram (short)	HST-S
Image processing	Image histogram (large)	HST-L
	Reduction	RED
Devellel evizeitives	Prefix sum (scan-scan-add)	SCAN-SSA
Parallel primitives	Prefix sum (reduce-scan-scan)	SCAN-RSS
	Matrix transposition	TRNS

# **PrIM Benchmarks are Open Source**

- All microbenchmarks, benchmarks, and scripts
- <u>https://github.com/CMU-SAFARI/prim-benchmarks</u>

CMU-SAFARI / prim-b	enchmarks				<ul> <li>Unwatc</li> </ul>	h <b>-</b> 2 ☆	Star 2 Star 1
<> Code ⊙ Issues ११	Pull requests	➢ Actions	Projects	🕮 Wiki	Security	└── Insights	诊 Settings
° main ▾ prim-benchma	arks / README	.md					Go to file
Juan Gomez Luna PrIM	first commit				Lates	st commit 3de4b4	9 9 days ago 🕚 History
유 1 contributor							
i≘ 168 lines (132 sloc) 5	5.79 KB					Raw	v Blame 🖵 🖉 🖞
PrIM (Process PrIM is the first benchmar analyze, and characterize architecture. The UPMEM DRAM Processing Units (I PrIM provides a common architecture and system r have different characteris communication patterns. comparison purposes.	rk suite for a rea the first public I PIM architectu DPUs), integrat set of workload researchers all a ttics, exhibiting	al-world proc Ily-available m re combines ed in the sam Is to evaluate alike to impro heterogeneit	essing-in-mem eal-world proce traditional DRA le chip. the UPMEM PI ve multiple asp y in their memo	ory (PIM) a essing-in-m M memory M architect ects of futu ory access p	rchitecture. Pril emory (PIM) ar arrays with gen ure with and ca re PIM hardwar patterns, operat	chitecture, the heral-purpose in the useful for re and software tions and data t	UPMEM PIM n-order cores, called programming, . The workloads types, and
PrIm also includes a set o memory bandwidth.	f microbenchm	arks can be u	ised to assess	various arch	itecture limits	such as compu	te throughput and

# Key Takeaway 1




Operational Intensity (OP/B)

The throughput saturation point is as low as ¼ OP/B, i.e., 1 integer addition per every 32-bit element fetched

#### **KEY TAKEAWAY 1**

**The UPMEM PIM architecture is fundamentally compute bound.** As a result, **the most suitable workloads are memory-bound.** 


# Key Takeaway 2



## **KEY TAKEAWAY 2**

**The most well-suited workloads for the UPMEM PIM architecture use no arithmetic operations or use only simple operations** (e.g., bitwise operations and integer addition/subtraction).

# Key Takeaway 3



#### **KEY TAKEAWAY 3**

The most well-suited workloads for the UPMEM PIM architecture require little or no communication across DPUs (inter-DPU communication).

## **KEY TAKEAWAY 4**

• UPMEM-based PIM systems **outperform state-of-the-art CPUs in terms of performance and energy efficiency on most of PrIM benchmarks.** 

• UPMEM-based PIM systems **outperform state-of-the-art GPUs on a majority of PrIM benchmarks**, and the outlook is even more positive for future PIM systems.

• UPMEM-based PIM systems are **more energy-efficient than state**of-the-art CPUs and GPUs on workloads that they provide performance improvements over the CPUs and the GPUs.

# More on UPMEM System & Analysis

 Juan Gomez-Luna, Izzat El Hajj, Ivan Fernandez, Christina Giannoula, Geraldo F. Oliveira, and Onur Mutlu, "Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture" Preprint in <u>arXiv</u>, 9 May 2021. [arXiv preprint] [PrIM Benchmarks Source Code] [Slides (pptx) (pdf)] [Long Talk Slides (pptx) (pdf)] [Short Talk Slides (pptx) (pdf)] [SAFARI Live Seminar Slides (pptx) (pdf)] [SAFARI Live Seminar Video (2 hrs 57 mins)] [Lightning Talk Video (3 minutes)] [Short Talk Video (58 minutes)]

## Understanding a Modern Processing-in-Memory Architecture: Benchmarking and Experimental Characterization

Juan Gómez-Luna<sup>1</sup> Izzat El Hajj<sup>2</sup> Ivan Fernandez<sup>1,3</sup> Christina Giannoula<sup>1,4</sup> Geraldo F. Oliveira<sup>1</sup> Onur Mutlu<sup>1</sup>


<sup>1</sup>ETH Zürich <sup>2</sup>American University of Beirut <sup>3</sup>University of Malaga <sup>4</sup>National Technical University of Athens

## SAFARI

https://arxiv.org/pdf/2105.03814.pdf


https://github.com/CMU-SAFARI/prim-benchmarks

## Understanding a Modern PIM Architecture




https://www.youtube.com/watch?v=D8Hjy2iU9I4&list=PL5Q2soXY2Zi tOTAYm--dYByNPL7JhwR9

## More on Analysis of the UPMEM PIM Engine




https://www.youtube.com/watch?v=D8Hjy2iU9I4&list=PL5Q2soXY2Zi tOTAYm--dYByNPL7JhwR9

## More on Analysis of the UPMEM PIM Engine



#### Understanding a Modern Processing-in-Memory Arch: Benchmarking & Experimental Characterization; 21m



https://www.youtube.com/watch?v=Pp9jSU2b9oM&list=PL5Q2soXY2Zi8\_VVChACnON4sfh2bJ5IrD&index=159

# FPGA-based Processing Near Memory

 Gagandeep Singh, Mohammed Alser, Damla Senol Cali, Dionysios Diamantopoulos, Juan Gómez-Luna, Henk Corporaal, and Onur Mutlu, "FPGA-based Near-Memory Acceleration of Modern Data-Intensive Applications" IEEE Micro (IEEE MICRO), to appear, 2021.

# FPGA-based Near-Memory Acceleration of Modern Data-Intensive Applications

Gagandeep Singh<sup>◊</sup> Mohammed Alser<sup>◊</sup> Damla Senol Cali<sup>⋈</sup>

**Dionysios Diamantopoulos**<sup>∇</sup> **Juan Gómez-Luna**<sup>◊</sup>

Henk Corporaal<sup>★</sup> Onur Mutlu<sup>◇ ⋈</sup>

◇ETH Zürich <sup>™</sup>Carnegie Mellon University
 \*Eindhoven University of Technology <sup>▽</sup>IBM Research Europe

## DAMOV Analysis Methodology & Workloads

#### DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

GERALDO F. OLIVEIRA, ETH Zürich, Switzerland JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland LOIS OROSA, ETH Zürich, Switzerland SAUGATA GHOSE, University of Illinois at Urbana–Champaign, USA NANDITA VIJAYKUMAR, University of Toronto, Canada IVAN FERNANDEZ, University of Malaga, Spain & ETH Zürich, Switzerland MOHAMMAD SADROSADATI, Institute for Research in Fundamental Sciences (IPM), Iran & ETH Zürich, Switzerland ONUR MUTLU, ETH Zürich, Switzerland


Data movement between the CPU and main memory is a first-order obstacle against improving performance, scalability, and energy efficiency in modern systems. Computer systems employ a range of techniques to reduce overheads tied to data movement, spanning from traditional mechanisms (e.g., deep multi-level cache hierarchies, aggressive hardware prefetchers) to emerging techniques such as Near-Data Processing (NDP), where some computation is moved close to memory. Prior NDP works investigate the root causes of data movement bottlenecks using different profiling methodologies and tools. However, there is still a lack of understanding about the key metrics that can identify different data movement bottlenecks and their relation to traditional and emerging data movement mitigation mechanisms. Our goal is to methodically identify potential sources of data movement mitigation techniques (e.g., caching and prefetching) to more memory-centric techniques (e.g., NDP), thereby developing a rigorous understanding of the best techniques to mitigate each source of data movement.

With this goal in mind, we perform the first large-scale characterization of a wide variety of applications, across a wide range of application domains, to identify fundamental program properties that lead to data movement to/from main memory. We develop the first systematic methodology to classify applications based on the sources contributing to data movement bottlenecks. From our large-scale characterization of 77K functions across 345 applications, we select 144 functions to form the first open-source benchmark suite (DAMOV) for main memory data movement studies. We select a diverse range of functions that (1) represent different types of data movement bottlenecks, and (2) come from a wide range of application domains. Using NDP as a case study, we identify new insights about the different data movement bottlenecks and use these insights to determine the most suitable data movement mitigation mechanism for a particular application. We open-source DAMOV and the complete source code for our new characterization methodology at https://github.com/CMU-SAFARI/DAMOV.

#### SAFARI

#### https://arxiv.org/pdf/2105.03725.pdf

## When to Employ Near-Data Processing?



[1] Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing," ISCA, 2015

[2] Boroumand+, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks," ASPLOS, 2018

[3] Cali+, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis," MICRO, 2020

[4] Kim+, "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies," BMC Genomics, 2018

[5] Boroumand+, "Polynesia: Enabling Effective Hybrid Transactional/Analytical Databases with Specialized Hardware/Software Co-Design," arXiv:2103.00798 [cs.AR], 2021

[6] Fernandez+, "NATSA: A Near-Data Processing Accelerator for Time Series Analysis," ICCD, 2020

# **Key Approach**

- New workload characterization methodology to analyze:
  - data movement bottlenecks
  - suitability of different data movement mitigation mechanisms
- Two main profiling strategies:

**Architecture-independent profiling:** 


characterizes the memory behavior independently of the underlying hardware

**Architecture-dependent profiling:** 

evaluates the impact of the system configuration on the memory behavior




## **Methodology Overview**




# **Step 1: Application Profiling**

- We analyze 345 applications from distinct domains:
- Graph Processing
- Deep Neural Networks
- Physics
- High-Performance Computing
- Genomics
- Machine Learning
- Databases
- Data Reorganization
- Image Processing
- Map-Reduce
- Benchmarking
- Linear Algebra




## **Step 3: Memory Bottleneck Analysis**



## **DAMOV** is Open Source

SAFARI

• We open-source our benchmark suite and our toolchain



#### DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is intended to study new architectures, such as near-data processing.

The DAMOV benchmark suite is the first open-source benchmark suite for main memory data movement-related studies, based on our systematic characterization methodology. This suite consists of 144 functions representing different sources of data movement bottlenecks and can be used as a baseline benchmark set for future data-movement mitigation research. The applications in the DAMOV benchmark suite belong to popular benchmark suites, including BWA, Chai, Darknet, GASE, Hardware Effects, Hashjoin, HPCC, HPCG, Ligra, PARSEC, Parboil, PolyBench, Phoenix, Rodinia, SPLASH-2, STREAM.

#### Releases

No releases published Create a new release

#### Packages

No packages published Publish your first package

#### Languages

44


කු

## **DAMOV** is Open Source

• We open-source our benchmark suite and our toolchain

<> Code	es 🖞 Pull requests 🕞 Actions 🛄 Projects 🕕 Security 🗠 Insight	nts 🔯 Settings	
	ያ main - ያ 1 branch 🛇 0 tags	Go to file Add file ▼	About DAMOV is a benchmark suite and
	Get DAN	IOV at:	
	<u>https://github.com/C</u>	<u>MU-SAFARI/L</u>	DAMOV
••••••••••	i⊟ README.md	Ø	🛱 Readme
	DAMOV: A New Methodology and E	Benchmark Suite for	Releases
	DAMOV: A New Methodology and E Evaluating Data Movement Bottlen	Benchmark Suite for ecks	
	DAMOV: A New Methodology and E	Benchmark Suite for ecks	Releases No releases published Create a new release
	DAMOV: A New Methodology and E Evaluating Data Movement Bottlen DAMOV is a benchmark suite and a methodical framework targeting t	Benchmark Suite for ecks he study of data movement bottlenecks in as near-data processing. te for main memory data movement-related suite consists of 144 functions representing	Releases No releases published

## More on DAMOV Analysis Methodology & Workloads



https://www.youtube.com/watch?v=GWideVyo0nM&list=PL5Q2soXY2Zi tOTAYm--dYByNPL7JhwR9&index=3

# More on DAMOV

SAFAR

Geraldo F. Oliveira, Juan Gomez-Luna, Lois Orosa, Saugata Ghose, Nandita Vijaykumar, Ivan fernandez, Mohammad Sadrosadati, and Onur Mutlu,
 "DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks"
 Data Movement Bottlenecks"
 Preprint in <u>arXiv</u>, 8 May 2021.
 [arXiv preprint]
 [DAMOV Suite and Simulator Source Code]
 [SAFARI Live Seminar Video (2 hrs 40 mins)]
 [Short Talk Video (21 minutes)]

#### DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

GERALDO F. OLIVEIRA, ETH Zürich, Switzerland JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland LOIS OROSA, ETH Zürich, Switzerland SAUGATA GHOSE, University of Illinois at Urbana–Champaign, USA NANDITA VIJAYKUMAR, University of Toronto, Canada IVAN FERNANDEZ, University of Malaga, Spain & ETH Zürich, Switzerland MOHAMMAD SADROSADATI, ETH Zürich, Switzerland ONUR MUTLU, ETH Zürich, Switzerland

## Samsung Function-in-Memory DRAM (2021)

Samsung Newsroom

CORPORATE PRODUCTS PRESS RESOURCES VIEWS ABOUT US

Audio

Share ( 🔊

## Samsung Develops Industry's First High Bandwidth Memory with AI Processing Power

Korea on February 17, 2021


#### The new architecture will deliver over twice the system performance and reduce energy consumption by more than 70%

Samsung Electronics, the world leader in advanced memory technology, today announced that it has developed the industry's first High Bandwidth Memory (HBM) integrated with artificial intelligence (AI) processing power – the HBM-PIM The new processing-in-memory (PIM) architecture brings powerful AI computing capabilities inside high-performance memory, to accelerate large-scale processing in data centers, high performance computing (HPC) systems and AI-enabled mobile applications.

Kwangil Park, senior vice president of Memory Product Planning at Samsung Electronics stated, "Our groundbreaking HBM-PIM is the industry's first programmable PIM solution tailored for diverse AI-driven workloads such as HPC, training and inference. We plan to build upon this breakthrough by further collaborating with AI solution providers for even more advanced PIM-powered applications."

## Samsung Function-in-Memory DRAM (2021)

## FIMDRAM based on HBM2



#### [3D Chip Structure of HBM with FIMDRAM]

ISSCC 2021 / SESSION 25 / DRAM / 25.4

25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications


Young-Cheon Kwon', Suk Han Lee', Jaehoon Lee', Sang-Hyuk Kwon', Je Min Ryu', Jong-Pil Son', Seongil O', Hak-Soo Yu', Haesuk Lee', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jongyoon Choi', Hyun-Sung Shin', Jin Kim', BengSeng Phuah', HyoungMin Kim', Myeong Jun Song', Ahn Choi', Daeho Kim', SooYoung Kim', Eun-Bong Kim', David Wang', Shinhaeng Kang', Yuhwan Ro<sup>3</sup>, Seungwoo Seo<sup>3</sup>, JoonHo Song<sup>3</sup>, Jaeyoun Youn', Kyomin Sohn', Nam Sung Kim'

<sup>1</sup>Samsung Electronics, Hwaseong, Korea <sup>2</sup>Samsung Electronics, San Jose, CA <sup>3</sup>Samsung Electronics, Suwon, Korea

# Samsung Function-in-Memory DRAM (2021)

## **Programmable Computing Unit**

- Configuration of PCU block
  - Interface unit to control data flow
  - Execution unit to perform operations
  - Register group
    - 32 entries of CRF for instruction memory
    - 16 GRF for weight and accumulation
    - 16 SRF to store constants for MAC operations



#### [Block diagram of PCU in FIMDRAM]

ISSCC 2021 / SESSION 25 / DRAM / 25.4

#### 25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications

Young-Cheon Kwon', Suk Han Lee', Jaehoon Lee', Sang-Hyuk Kwon', Je Min Ryu', Jong-Pil Son', Seongii OJ, Hak-Soo Yu', Haesuk Lee', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jongyoon Choi', Hyun-Sung Shin', Jin Kim', BengSeng Phuah', HyoungMin Kim', Myeong Jun Songi, Ahn Cho', Daeho Kim', SooYoung Kim', Eun-Bong Kim', David Wang', Shinhaeng Kang', Yuhwan Ro', Seungwoo Seo', JoonHo Song', Jaeyoun Youn', Kyomin Sohn', Man Sung Kim'

## Samsung Function-in-Memory DRAM (2021)

#### [Available instruction list for FIM operation]

Туре	CMD	Description	
Floating Point	ADD	FP16 addition	
	MUL	FP16 multiplication	
	MAC	FP16 multiply-accumulate	
	MAD	FP16 multiply and add	
Data Path	MOVE	Load or store data	
	FILL	Copy data from bank to GRFs	
Control Path	NOP	Do nothing	
	JUMP	Jump instruction	
	EXIT	Exit instruction	

ISSCC 2021 / SESSION 25 / DRAM / 25.4

25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications


Young-Theon Kwon', Suk Han Lee', Jaehoon Lee', Sang-Hyuk Kwon', Ja Min Ryu', Jong-Hi Son, Seongi Ol, Hak-Soo Yu', Hasauk Lee', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jongyoon Choi', Hyun-Sung Shin', Jan Kim', BengSeng Pinair', HyoungMin Kim', Myeong Jun Song', Ahn Choi, Daeho Kim', SooYoong Kim', Eun-Bong Kim', David Wang', Shinhaeng Kang', Yuhwan Ro', Seungwoo Seo', JoonHo Song', Jaeyoun Youn', Kyomin Sohn', Mam Sung Kim'

<sup>1</sup>Samsung Electronics, Hwaseong, Korea <sup>2</sup>Samsung Electronics, San Jose, CA <sup>3</sup>Samsung Electronics, Suwon, Korea

## Samsung Function-in-Memory DRAM (2021)

## **Chip Implementation**

- Mixed design methodology to implement FIMDRAM
  - Full-custom + Digital RTL



[Digital RTL design for PCU block]

#### ISSCC 2021 / SESSION 25 / DRAM / 25.4

25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications

Young-Cheon Kwon', Suk Han Lee', Jaehoon Lee', Sang-Hyuk Kwon', Je Min Ryu', Jong-Pil Son', Seongil O', Hak-Soo Yu', Haesuk Lee', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jongyoon Cho', Hyun-Sung Shin', Jin Kim', BengSeng Phuah', HyoungMin Kim', Myeong Jun Soong', Ahn Cho', Deaho Kim', Sooryoung Kim', Euro-Bong Kim', David Wang', Shinhaeng Kang', Yuhwan Ro', Seungwoo See', JoonHo Song', Jaeyoun Youn', Kiyomin Sohn', Nam Sung Kim'


<sup>1</sup>Samsung Electronics, Hwaseong, Korea <sup>2</sup>Samsung Electronics, San Jose, CA <sup>3</sup>Samsung Electronics, Suwon, Korea

Cell array for bank0	Cell array for bank4	Cell array for bank0	Cell array for bank4	Pseudo	Pseudo
PCU block for bank0 & 1	PCU block for bank4 & 5	PCU block for bank0 & 1	PCU block for bank4 & 5	channel-0	channel-1
Cell array for bank1 Cell array for bank2	Cell array for bank5 Cell array for bank6	Cell array for bank1 Cell array for bank2	Cell array for bank5 Cell array for bank6		
PCU block for bank2 & 3	PCU block for bank6 & 7	PCU block for bank2 & 3	PCU block for bank6 & 7		
Cell array for bank3	Cell array for bank7	Cell array for bank3	Cell array for bank7		
Cell array	Cell array	Cell array	Cell array	ontrol Block	
for bank11 PCU block for bank10 & 1	for bank15 PCU block for bank14 & 15	for bank11 PCU block for bank10 & 11	for bank15 PCU block for bank14 & 15		
Cell array for bank10 Cell array for bank9	Cell array for bank14 Cell array for bank13	Cell array for bank10 Cell array for bank9	Cell array for bank14 Cell array for bank13		
PCU block for bank8 & 9	PCU block for bank12 & 13	PCU block for bank8 & 9	PCU block for bank12 & 13	Pseudo	Pseudo
Cell array for bank8	Cell array for bank12	Cell array for bank8	Cell array for bank12	channel-0	channel-1


## Samsung AxDIMM (2021)


- DDR5-PIM
  - DLRM recommendation system





AxDIMM System





## Detailed Lectures on PIM (I)

- Computer Architecture, Fall 2020, Lecture 6
  - **Computation in Memory** (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=oGcZAGwfEUE&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=12
- Computer Architecture, Fall 2020, Lecture 7
  - Near-Data Processing (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=j2GIigqn1Qw&list=PL5Q2soXY2Zi9xidyIgBxUz7 xRPS-wisBN&index=13
- Computer Architecture, Fall 2020, Lecture 11a
  - Memory Controllers (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=TeG773OgiMQ&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=20
- Computer Architecture, Fall 2020, Lecture 12d
  - Real Processing-in-DRAM with UPMEM (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=Sscy1Wrr22A&list=PL5Q2soXY2Zi9xidyIgBxUz7 xRPS-wisBN&index=25

SAFARI

## Detailed Lectures on PIM (II)


- Computer Architecture, Fall 2020, Lecture 15
  - Emerging Memory Technologies (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=AlE1rD9G\_YU&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=28
- Computer Architecture, Fall 2020, Lecture 16a
  - Opportunities & Challenges of Emerging Memory Technologies (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=pmLszWGmMGQ&list=PL5Q2soXY2Zi9xidyIgBx Uz7xRPS-wisBN&index=29
- Computer Architecture, Fall 2020, Guest Lecture
  - In-Memory Computing: Memory Devices & Applications (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=wNmqQHiEZNk&list=PL5Q2soXY2Zi9xidyIgBxU z7xRPS-wisBN&index=41

SAFARI


## A Longer & Detailed Tutorial on PIM

Onur Mutlu, <u>"Memory-Centric Computing Systems"</u> Invited Tutorial at 66th International Electron Devices *Meeting (IEDM)*, Virtual, 12 December 2020. [Slides (pptx) (pdf)] [Executive Summary Slides (pptx) (pdf)] [Tutorial Video (1 hour 51 minutes)] [Executive Summary Video (2 minutes)] [Abstract and Bio] [Related Keynote Paper from VLSI-DAT 2020] [Related Review Paper on Processing in Memory]

https://www.youtube.com/watch?v=H3sEaINPBOE



## A Recent Short Talk on PIM





Onur Mutlu Lectures 19.2K subscribers

https://www.youtube.com/watch?v=jVYCchBGNVc

https://www.youtube.com/onurmutlulectures

EDIT VIDEO

ANALYTICS

Fundamentally **Energy-Efficient** (Data-Centric) **Computing Architectures** 

Fundamentally **High-Performance** (Data-Centric) **Computing Architectures** 


# Computing Architectures with

## Minimal Data Movement




## Key Challenge 1: Code Mapping

• Challenge 1: Which operations should be executed in memory vs. in CPU?



## Key Challenge 2: Data Mapping

• Challenge 2: How should data be mapped to different 3D memory stacks?



## How to Do the Code and Data Mapping?

 Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, Niladrish Chatterjee, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen W. Keckler, "Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems" Proceedings of the <u>43rd International Symposium on Computer</u>

Architecture (ISCA), Seoul, South Korea, June 2016.

[Slides (pptx) (pdf)]

[Lightning Session Slides (pptx) (pdf)]

#### Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems

Kevin Hsieh<sup>‡</sup> Eiman Ebrahimi<sup>†</sup> Gwangsun Kim<sup>\*</sup> Niladrish Chatterjee<sup>†</sup> Mike O'Connor<sup>†</sup> Nandita Vijaykumar<sup>‡</sup> Onur Mutlu<sup>§‡</sup> Stephen W. Keckler<sup>†</sup> <sup>‡</sup>Carnegie Mellon University <sup>†</sup>NVIDIA <sup>\*</sup>KAIST <sup>§</sup>ETH Zürich

## How to Schedule Code? (I)

 Ashutosh Pattnaik, Xulong Tang, Adwait Jog, Onur Kayiran, Asit K. Mishra, Mahmut T. Kandemir, <u>Onur Mutlu</u>, and Chita R. Das, <u>"Scheduling Techniques for GPU Architectures with Processing-</u> <u>In-Memory Capabilities"</u>

Proceedings of the <u>25th International Conference on Parallel</u> <u>Architectures and Compilation Techniques</u> (**PACT**), Haifa, Israel, September 2016.

### Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities

Ashutosh Pattnaik<sup>1</sup> Xulong Tang<sup>1</sup> Adwait Jog<sup>2</sup> Onur Kayıran<sup>3</sup> Asit K. Mishra<sup>4</sup> Mahmut T. Kandemir<sup>1</sup> Onur Mutlu<sup>5,6</sup> Chita R. Das<sup>1</sup> <sup>1</sup>Pennsylvania State University <sup>2</sup>College of William and Mary <sup>3</sup>Advanced Micro Devices, Inc. <sup>4</sup>Intel Labs <sup>5</sup>ETH Zürich <sup>6</sup>Carnegie Mellon University

#### **SAFARI**

## How to Schedule Code? (II)

 Milad Hashemi, Khubaib, Eiman Ebrahimi, Onur Mutlu, and Yale N. Patt, "Accelerating Dependent Cache Misses with an Enhanced <u>Memory Controller"</u> *Proceedings of the <u>43rd International Symposium on Computer</u> <i>Architecture (ISCA)*, Seoul, South Korea, June 2016. [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]

## Accelerating Dependent Cache Misses with an Enhanced Memory Controller

Milad Hashemi<sup>\*</sup>, Khubaib<sup>†</sup>, Eiman Ebrahimi<sup>‡</sup>, Onur Mutlu<sup>§</sup>, Yale N. Patt<sup>\*</sup>

\* The University of Texas at Austin <sup>†</sup>Apple <sup>‡</sup>NVIDIA <sup>§</sup>ETH Zürich & Carnegie Mellon University

#### SAFARI

## How to Schedule Code? (III)

 Milad Hashemi, Onur Mutlu, and Yale N. Patt, <u>"Continuous Runahead: Transparent Hardware Acceleration for</u> <u>Memory Intensive Workloads"</u> *Proceedings of the <u>49th International Symposium on</u> <u>Microarchitecture</u> (<i>MICRO*), Taipei, Taiwan, October 2016. [Slides (pptx) (pdf)] [Lightning Session Slides (pdf)] [Poster (pptx) (pdf)]

#### Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads

Milad Hashemi\*, Onur Mutlu<sup>§</sup>, Yale N. Patt\*

\* The University of Texas at Austin §ETH Zürich

## How to Maintain Coherence? (I)

 Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Kevin Hsieh, Krishna T. Malladi, Hongzhong Zheng, and Onur Mutlu,
 "LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory"

IEEE Computer Architecture Letters (CAL), June 2016.

#### LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory

Amirali Boroumand<sup>†</sup>, Saugata Ghose<sup>†</sup>, Minesh Patel<sup>†</sup>, Hasan Hassan<sup>†§</sup>, Brandon Lucia<sup>†</sup>, Kevin Hsieh<sup>†</sup>, Krishna T. Malladi<sup>\*</sup>, Hongzhong Zheng<sup>\*</sup>, and Onur Mutlu<sup>‡†</sup> <sup>†</sup>Carnegie Mellon University \*Samsung Semiconductor, Inc. <sup>§</sup>TOBB ETÜ <sup>‡</sup>ETH Zürich



## How to Maintain Coherence? (II)

 Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Kevin Hsieh, Krishna T. Malladi, Hongzhong Zheng, and Onur Mutlu,
 "CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators"

Proceedings of the <u>46th International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), Phoenix, AZ, USA, June 2019.

#### **CoNDA: Efficient Cache Coherence Support** for Near-Data Accelerators

Amirali Boroumand<sup>†</sup> Saugata Ghose<sup>†</sup> Minesh Patel<sup>★</sup> Hasan Hassan<sup>★</sup> Brandon Lucia<sup>†</sup> Rachata Ausavarungnirun<sup>†‡</sup> Kevin Hsieh<sup>†</sup> Nastaran Hajinazar<sup>◇†</sup> Krishna T. Malladi<sup>§</sup> Hongzhong Zheng<sup>§</sup> Onur Mutlu<sup>★†</sup> <sup>†</sup>Carnegie Mellon University <sup>★</sup>ETH Zürich <sup>‡</sup>KMUTNB

<sup>°</sup>Simon Fraser University

\*ETH Zürich <sup>‡</sup>KMUTNE <sup>§</sup>Samsung Semiconductor, Inc.

## How to Support Synchronization?

 Christina Giannoula, Nandita Vijaykumar, Nikela Papadopoulou, Vasileios Karakostas, Ivan Fernandez, Juan Gómez-Luna, Lois Orosa, Nectarios Koziris, Georgios Goumas, Onur Mutlu, "SynCron: Efficient Synchronization Support for Near-Data-Processing <u>Architectures"</u> *Proceedings of the <u>27th International Symposium on High-Performance Computer</u> <u>Architecture (HPCA)</u>, Virtual, February-March 2021.
 [Slides (pptx) (pdf)]
 [Short Talk Slides (pptx) (pdf)]
 [Talk Video (21 minutes)]
 [Short Talk Video (7 minutes)*]

#### SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures

Christina Giannoula<sup>†‡</sup> Nandita Vijaykumar<sup>\*‡</sup> Nikela Papadopoulou<sup>†</sup> Vasileios Karakostas<sup>†</sup> Ivan Fernandez<sup>§‡</sup> Juan Gómez-Luna<sup>‡</sup> Lois Orosa<sup>‡</sup> Nectarios Koziris<sup>†</sup> Georgios Goumas<sup>†</sup> Onur Mutlu<sup>‡</sup> <sup>†</sup>National Technical University of Athens <sup>‡</sup>ETH Zürich <sup>\*</sup>University of Toronto <sup>§</sup>University of Malaga

#### SAFARI

## How to Support Virtual Memory?

 Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, and Onur Mutlu, <u>"Accelerating Pointer Chasing in 3D-Stacked Memory:</u> <u>Challenges, Mechanisms, Evaluation"</u> *Proceedings of the <u>34th IEEE International Conference on Computer</u> <u>Design</u> (ICCD), Phoenix, AZ, USA, October 2016.* 

### Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation

Kevin Hsieh<sup>†</sup> Samira Khan<sup>‡</sup> Nandita Vijaykumar<sup>†</sup> Kevin K. Chang<sup>†</sup> Amirali Boroumand<sup>†</sup> Saugata Ghose<sup>†</sup> Onur Mutlu<sup>§†</sup> <sup>†</sup>Carnegie Mellon University <sup>‡</sup>University of Virginia <sup>§</sup>ETH Zürich

## How to Design Data Structures for PIM?

 Zhiyu Liu, Irina Calciu, Maurice Herlihy, and Onur Mutlu, "Concurrent Data Structures for Near-Memory Computing" Proceedings of the <u>29th ACM Symposium on Parallelism in Algorithms</u> <u>and Architectures</u> (SPAA), Washington, DC, USA, July 2017. [Slides (pptx) (pdf)]

#### **Concurrent Data Structures for Near-Memory Computing**

Zhiyu Liu Computer Science Department Brown University zhiyu\_liu@brown.edu

Maurice Herlihy Computer Science Department Brown University mph@cs.brown.edu Irina Calciu VMware Research Group icalciu@vmware.com

Onur Mutlu Computer Science Department ETH Zürich onur.mutlu@inf.ethz.ch

## Simulation Infrastructures for PIM

- Ramulator extended for PIM
  - Flexible and extensible DRAM simulator
  - Can model many different memory standards and proposals
  - Kim+, <u>"Ramulator: A Fast and Extensible DRAM</u> <u>Simulator"</u>, IEEE CAL 2015.
  - <u>https://github.com/CMU-SAFARI/ramulator-pim</u>
  - https://github.com/CMU-SAFARI/ramulator
  - Source Code for Ramulator-PIM

## Ramulator: A Fast and Extensible DRAM Simulator

Yoongu Kim<sup>1</sup> Weikun Yang<sup>1,2</sup> Onur Mutlu<sup>1</sup> <sup>1</sup>Carnegie Mellon University <sup>2</sup>Peking University

## Performance & Energy Models for PIM

 Gagandeep Singh, Juan Gomez-Luna, Giovanni Mariani, Geraldo F. Oliveira, Stefano Corda, Sander Stujik, Onur Mutlu, and Henk Corporaal, "NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning" Proceedings of the <u>56th Design Automation Conference</u> (DAC), Las Vegas, NV, USA, June 2019.
 [Slides (pptx) (pdf)]
 [Poster (pptx) (pdf)]
 [Source Code for Ramulator-PIM]

#### NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning

Gagandeep Singh<sup>*a,c*</sup> Juan Gómez-Luna<sup>*b*</sup> Stefano Corda<sup>*a,c*</sup> Sander Stuijk<sup>*a*</sup> <sup>*a*</sup>Eindhoven University of Technology <sup>*b*</sup>E

Juan Gómez-Luna<sup>b</sup>Giovanni Mariani<sup>c</sup>Geraldo F. Oliveira<sup>b</sup>Sander Stuijk<sup>a</sup>Onur Mutlu<sup>b</sup>Henk Corporaal<sup>a</sup>iversity of Technology<sup>b</sup>ETH Zürich<sup>c</sup>IBM Research - Zurich

Fundamentally **Energy-Efficient** (Data-Centric) **Computing Architectures** 

Fundamentally **High-Performance** (Data-Centric) **Computing Architectures** 

# Computing Architectures with

## Minimal Data Movement



What We Have Less Time For


# Data-Driven (Self-Optimizing) Computing Architectures

## Data-Aware (Expressive) Computing Architectures


## More Info in This Longer Tutorial...

Onur Mutlu, <u>"Memory-Centric Computing Systems"</u> Invited Tutorial at 66th International Electron Devices *Meeting (IEDM)*, Virtual, 12 December 2020. [Slides (pptx) (pdf)] [Executive Summary Slides (pptx) (pdf)] [Tutorial Video (1 hour 51 minutes)] [Executive Summary Video (2 minutes)] Abstract and Bio [Related Keynote Paper from VLSI-DAT 2020] [Related Review Paper on Processing in Memory]

https://www.youtube.com/watch?v=H3sEaINPBOE



## A Recent Short Talk on PIM





Onur Mutlu Lectures 19.2K subscribers

https://www.youtube.com/watch?v=jVYCchBGNVc

https://www.youtube.com/onurmutlulectures

EDIT VIDEO

ANALYTICS

## **Data-Driven Architectures**

## Corollaries: Architectures Today ...

- Architectures are terrible at dealing with data
  - Designed to mainly store and move data vs. to compute
  - They are processor-centric as opposed to data-centric
- Architectures are terrible at taking advantage of vast amounts of data (and metadata) available to them
  - Designed to make simple decisions, ignoring lots of data
  - □ They make human-driven decisions vs. **data-driven** decisions
- Architectures are terrible at knowing and exploiting different properties of application data
  - Designed to treat all data as the same
  - They make component-aware decisions vs. data-aware

## Exploiting Data to Design Intelligent Architectures

## System Architecture Design Today

- Human-driven
  - Humans design the policies (how to do things)
- Many (too) simple, short-sighted policies all over the system
- No automatic data-driven policy learning
- (Almost) no learning: cannot take lessons from past actions

### Can we design fundamentally intelligent architectures?


## An Intelligent Architecture

- Data-driven
  - Machine learns the "best" policies (how to do things)
- Sophisticated, workload-driven, changing, far-sighted policies
- Automatic data-driven policy learning
- All controllers are intelligent data-driven agents

### How do we start?

Self-Optimizing Memory Controllers

## Memory Controller



How to schedule requests to maximize system performance?

### Why are Memory Controllers Difficult to Design?

### Need to obey DRAM timing constraints for correctness

- There are many (50+) timing constraints in DRAM
- tWTR: Minimum number of cycles to wait before issuing a read command after a write command is issued
- tRC: Minimum number of cycles between the issuing of two consecutive activate commands to the same bank

• ...

- Need to keep track of many resources to prevent conflicts
  - Channels, banks, ranks, data bus, address bus, row buffers, ...
- Need to handle DRAM refresh
- Need to manage power consumption
- Need to optimize performance & QoS (in the presence of constraints)
  - Reordering is not simple
  - Fairness and QoS needs complicates the scheduling problem

## Many Memory Timing Constraints


Symbol	DRAM cycles	Latency	Symbol	DRAM cycles
<sup>t</sup> RP	11			11
CL	11	Write column address strobe	CWL	8
AL	0	Activate to activate	$^{t}RC$	39
$^{t}RAS$	28	Read to precharge	$^{t}RTP$	6
$^{t}BL$	4	Column address strobe to column address strobe	$^{t}CCD$	4
$^{t}RRD$	6	Four activate windows	$^{t}FAW$	24
<sup>t</sup> WTR	6	Write recovery	$^{t}WR$	12
	tRP CL AL tRAS tBL tRRD	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t RP11Activate to read/write $CL$ 11Write column address strobe $AL$ 0Activate to activate $t RAS$ 28Read to precharge $t BL$ 4Column address strobe to column address strobe $t RRD$ 6Four activate windows	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Table 4. DDR3 1600 DRAM timing specifications

 From Lee et al., "DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems," HPS Technical Report, April 2010.

## Many Memory Timing Constraints


- Kim et al., "A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM," ISCA 2012.
- Lee et al., "Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture," HPCA 2013.



#### Table 2. Timing Constraints (DDR3-1066) [43]

Phase	Commands	Name	Value
1	$\begin{array}{l} \text{ACT} \rightarrow \text{READ} \\ \text{ACT} \rightarrow \text{WRITE} \end{array}$	tRCD	15ns
	$ACT \rightarrow PRE$	tRAS	37.5ns
2	$\begin{array}{l} \text{READ} \rightarrow \textit{data} \\ \text{WRITE} \rightarrow \textit{data} \end{array}$	tCL tCWL	15ns 11.25ns
	data burst	tBL	7.5ns
3	$\text{PRE} \rightarrow \text{ACT}$	tRP	15ns
1&3	$ACT \rightarrow ACT$	tRC (tRAS+tRP)	52.5ns

### Memory Controller Design Is Becoming More Difficult



- Heterogeneous agents: CPUs, GPUs, and HWAs
- Main memory interference between CPUs, GPUs, HWAs
- Many timing constraints for various memory types
- Many goals at the same time: performance, fairness, QoS, energy efficiency, ...

## Reality and Dream

- Reality: It difficult to design a policy that maximizes performance, QoS, energy-efficiency, ...
  - Too many things to think about
  - Continuously changing workload and system behavior

Dream: Wouldn't it be nice if the DRAM controller automatically found a good scheduling policy on its own?

- Problem: DRAM controllers are difficult to design
  - It is difficult for human designers to design a policy that can adapt itself very well to different workloads and different system conditions
- Idea: A memory controller that adapts its scheduling policy to workload behavior and system conditions using machine learning.
- Observation: Reinforcement learning maps nicely to memory control.
- Design: Memory controller is a reinforcement learning agent
  - It dynamically and continuously learns and employs the best scheduling policy to maximize long-term performance.

Ipek+, "Self Optimizing Memory Controllers: A Reinforcement Learning Approach," ISCA 2008.





Figure 2: (a) Intelligent agent based on reinforcement learning principles;

- Dynamically adapt the memory scheduling policy via interaction with the system at runtime
  - Associate system states and actions (commands) with long term reward values: each action at a given state leads to a learned reward
  - Schedule command with highest estimated long-term reward value in each state
  - Continuously update reward values for <state, action> pairs based on feedback from system



 Engin Ipek, Onur Mutlu, José F. Martínez, and Rich Caruana, <u>"Self Optimizing Memory Controllers: A Reinforcement Learning</u> <u>Approach</u>"

*Proceedings of the <u>35th International Symposium on Computer Architecture</u> (<i>ISCA*), pages 39-50, Beijing, China, June 2008.




Figure 4: High-level overview of an RL-based scheduler.

## States, Actions, Rewards

#### Reward function

- +1 for scheduling Read and Write commands
- 0 at all other times
- Goal is to maximize long-term data bus utilization


#### State attributes

- Number of reads, writes, and load misses in transaction queue
- Number of pending writes and ROB heads waiting for referenced row
- Request's relative ROB order

#### Actions

- Activate
- Write
- Read load miss
- Read store miss
- Precharge pending
- Precharge preemptive
- NOP

## Performance Results



#### Figure 7: Performance comparison of in-order, FR-FCFS, RL-based, and optimistic memory controllers

### Large, robust performance improvements over many human-designed policies




Figure 15: Performance comparison of FR-FCFS and RL-based memory controllers on systems with 6.4GB/s and 12.8GB/s peak DRAM bandwidth

+ Continuous learning in the presence of changing environment

+ Reduced designer burden in finding a good scheduling policy. Designer specifies:

1) What system variables might be useful

2) What target to optimize, but not how to optimize it

-- How to specify different objectives? (e.g., fairness, QoS, ...)

-- Hardware complexity?

-- Design **mindset** and flow

## More on Self-Optimizing DRAM Controllers

 Engin Ipek, Onur Mutlu, José F. Martínez, and Rich Caruana, "Self Optimizing Memory Controllers: A Reinforcement Learning <u>Approach</u>" *Proceedings of the <u>35th International Symposium on Computer Architecture</u> (ISCA), pages 39-50, Beijing, China, June 2008.* 

### Self-Optimizing Memory Controllers: A Reinforcement Learning Approach

Engin İpek<sup>1,2</sup> Onur Mutlu<sup>2</sup> José F. Martínez<sup>1</sup> Rich Caruana<sup>1</sup>

<sup>1</sup>Cornell University, Ithaca, NY 14850 USA <sup>2</sup> Microsoft Research, Redmond, WA 98052 USA

### Self-Optimizing Memory Prefetchers

To appear at MICRO 2021

### Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning

Rahul Bera1Konstantinos Kanellopoulos1Anant V. Nori2Taha Shahroodi3,1Sreenivas Subramoney2Onur Mutlu1Taha Shahroodi3,11ETH Zürich2Processor Architecture Research Labs, Intel Labs3TU Delft

https://arxiv.org/pdf/2109.12021.pdf



# Pythia

## A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning

<u>Rahul Bera</u>, Konstantinos Kanellopoulos, Anant V. Nori, Taha Shahroodi, Sreenivas Subramoney, Onur Mutlu

https://github.com/CMU-SAFARI/Pythia





## **Our Goal**

## A prefetching framework that can:

1.Learn to prefetch using multiple features and inherent system-level feedback information

2.Be **easily customized in silicon** to use different features and/or change prefetcher's objectives

## **Our Proposal**



## Pythia

# Formulates prefetching as a reinforcement learning problem



Pythia is named after the oracle of Delphi, who is known for her accurate prophecies https://en.wikipedia.org/wiki/Pythia

## **Basics of Reinforcement Learning (RL)**

 Algorithmic approach to learn to take an action in a given situation to maximize a numerical reward



Environment


- Agent stores Q-values for every state-action pair
  - **Expected return** for taking an action in a state

- Given a state, selects action that provides highest Q-value SAFARI

## **Formulating Prefetching as RL**

## **Pythia Overview**

- **Q-Value Store**: Records Q-values for *all* state-action pairs
- Evaluation Queue: A FIFO queue of recently-taken actions




## **Evaluation Methodology**

- Champsim [3] trace-driven simulator
- **150** single-core memory-intensive workload traces
  - SPEC CPU2006 and CPU2017
  - PARSEC 2.1
  - Ligra
  - Cloudsuite
- Homogeneous and heterogeneous multi-core mixes


### • Five state-of-the-art prefetchers

- SPP [Kim+, MICRO'16]
- Bingo [Bakhshalipour+, HPCA'19]
- MLOP [Shakerinava+, 3<sup>rd</sup> Prefetching Championship, 2019]
- SPP+DSPatch [Bera+, MICRO'19]
- SPP+PPF [Bhatia+, ISCA'20]


## **Performance with Varying Core Count**



## Performance with Varying Core Count




## Performance with Varying DRAM Bandwidth



## **Performance with Varying DRAM Bandwidth**



### Pythia outperforms prior best prefetchers for a wide range of DRAM bandwidth configurations






## **Pythia's Overhead**

### • 25.5 KB of total metadata storage per core

- Only simple tables
- We also model functionally-accurate Pythia with full complexity in Chisel [4] HDL



of a desktop-class 4-core Skylake processor (Xeon D2132IT, 60W)

[4] https://www.chisel-lang.org354



## More in the Paper

Performance comparison with unseen traces
 Pythia provides equally high performance benefits

#### Comparison against multi-level prefetchers

### Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning

Rahul Bera<sup>1</sup> Konstantinos Kanellopoulos<sup>1</sup> Anant V. Nori<sup>2</sup> Taha Shahroodi<sup>3,1</sup> Sreenivas Subramoney<sup>2</sup> Onur Mutlu<sup>1</sup> <sup>1</sup>ETH Zürich <sup>2</sup>Processor Architecture Research Labs, Intel Labs <sup>3</sup>TU Delft

• Performance sensitivity towards unterent features and hyperparameter values

• Detailed single-core and four-core performance

## **Pythia is Open Source**



### https://github.com/CMU-SAFARI/Pythia

- MICRO'21 artifact evaluated
- Champsim source code + Chisel modeling code

All traces used for evaluation

SAFARI

CMU-SAFARI/Pythia Public			⊙ Unwatch → 3 ☆ Star 7 ♀ Fork 2		
<> Code  issues  issue	➢ Actions □□ Projects □□ Wiki ①	Security 🗠 Insights 🔯 Settings			
🐉 master 🗸 🤔 1 branch 🛇 5 tags		Go to file Add file - Code -	About 🕸		
rahulbera Updated README		f96dee9 2 days ago 🕚 38 commits	A customizable hardware prefetching framework using online reinforcement		
branch	anch Initial commit for MICRO'21 artifact evaluation 2 months ag		learning as described in the MICRO 2021 paper by Bera and Kanellopoulos		
Config	Initial commit for MICRO'21 artifact evaluation		et al.		
experiments	Added chart visualization in Excel template	2 months ago			
inc	Updated README	6 days ago	machine-learning		
prefetcher	Initial commit for MICRO'21 artifact evaluation	2 months ago	reinforcement-learning computer-architecture prefetcher		
replacement	Initial commit for MICRO'21 artifact evaluation	2 months ago	microarchitecture cache-replacement		
scripts	Added md5 checksum for all artifact traces to v	verify download 2 months ago	branch-predictor champsim-simulator		
src	Initial commit for MICRO'21 artifact evaluation	2 months ago	champsim-tracer		
tracer	Initial commit for MICRO'21 artifact evaluation 2 months ag		Readme		
🗅 .gitignore	Initial commit for MICRO'21 artifact evaluation	2 months ago	C. Cite this repository →		
CITATION.cff	Added citation file	6 days ago			
	Updated LICENSE	2 months ago			
LICENSE.champsim	Initial commit for MICRO'21 artifact evaluation	2 months ago	go Releases 5		

356



# Pythia

## A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning

<u>Rahul Bera</u>, Konstantinos Kanellopoulos, Anant V. Nori, Taha Shahroodi, Sreenivas Subramoney, Onur Mutlu

https://github.com/CMU-SAFARI/Pythia





### Self-Optimizing Memory Prefetchers

To appear at MICRO 2021

### Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning

Rahul Bera1Konstantinos Kanellopoulos1Anant V. Nori2Taha Shahroodi3,1Sreenivas Subramoney2Onur Mutlu1Taha Shahroodi3,11ETH Zürich2Processor Architecture Research Labs, Intel Labs3TU Delft

https://arxiv.org/pdf/2109.12021.pdf

## An Intelligent Architecture

- Data-driven
  - Machine learns the "best" policies (how to do things)
- Sophisticated, workload-driven, changing, far-sighted policies
- Automatic data-driven policy learning
- All controllers are intelligent data-driven agents

### We need to rethink design (of all controllers)

Challenge and Opportunity for Future

# Data-Driven (Self-Optimizing) Computing Architectures

## **Data-Aware Architectures**

## Corollaries: Architectures Today ...

- Architectures are terrible at dealing with data
  - Designed to mainly store and move data vs. to compute
  - They are processor-centric as opposed to data-centric
- Architectures are terrible at taking advantage of vast amounts of data (and metadata) available to them
  - Designed to make simple decisions, ignoring lots of data
  - They make human-driven decisions vs. data-driven decisions
  - Architectures are terrible at knowing and exploiting different properties of application data
    - Designed to treat all data as the same
    - They make component-aware decisions vs. data-aware


### SAFARI

### Data-Aware Architectures


- A data-aware architecture understands what it can do with and to each piece of data
- It makes use of different properties of data to improve performance, efficiency and other metrics
  - Compressibility
  - Approximability
  - Locality
  - Sparsity
  - Criticality for Computation X
  - Access Semantics

• ...

## One Problem: Limited Expressiveness



## A Solution: More Expressive Interfaces



## Expressive (Memory) Interfaces

 Nandita Vijaykumar, Abhilasha Jain, Diptesh Majumdar, Kevin Hsieh, Gennady Pekhimenko, Eiman Ebrahimi, Nastaran Hajinazar, Phillip B. Gibbons and Onur Mutlu, "A Case for Richer Cross-layer Abstractions: Bridging the Semantic Gap with Expressive Memory" Proceedings of the <u>45th International Symposium on Computer Architecture</u> (ISCA), Los Angeles, CA, USA, June 2018.
 [Slides (pptx) (pdf)] [Lightning Talk Slides (pptx) (pdf)] [Lightning Talk Video]

### A Case for Richer Cross-layer Abstractions: Bridging the Semantic Gap with Expressive Memory

Nandita Vijaykumar<sup>†</sup>§ Abhilasha Jain<sup>†</sup> Diptesh Majumdar<sup>†</sup> Kevin Hsieh<sup>†</sup> Gennady Pekhimenko<sup>‡</sup> Eiman Ebrahimi<sup>&</sup> Nastaran Hajinazar<sup>∔</sup> Phillip B. Gibbons<sup>†</sup> Onur Mutlu<sup>§†</sup>

<sup>†</sup>Carnegie Mellon University <sup>‡</sup>University of Toronto <sup>&</sup>NVIDIA <sup>+</sup>Simon Fraser University <sup>§</sup>ETH Zürich

## X-MeM Aids Many Optimizations

Table 1: Summar	y of the example	e memory optin	nizations that XA	Mem aids.

Memory optimization	Example semantics provided by XMem (described in §3.3)	Example Benefits of XMem
Cache management	( <i>i</i> ) Distinguishing between data structures or pools of similar data; ( <i>ii</i> ) Working set size; ( <i>iii</i> ) Data reuse	Enables: ( <i>i</i> ) applying different caching policies to different data structures or pools of data; ( <i>ii</i> ) avoiding cache thrashing by <i>knowing</i> the active working set size; ( <i>iii</i> ) bypassing/prioritizing data that has no/high reuse. (§5)
Page placement in DRAM e.g., [23, 24]	(i) Distinguishing between data structures; (ii) Access pattern; (iii) Access intensity	Enables page placement at the <i>data structure</i> granularity to ( <i>i</i> ) isolate data structures that have high row buffer locality and ( <i>ii</i> ) spread out concurrently-accessed irregular data structures across banks and channels to improve parallelism. (§6)
Cache/memory compression e.g., [25–32]	(i) Data type: integer, float, char; (ii) Data properties: sparse, pointer, data index	Enables using a <i>different compression algorithm</i> for each data structure based on data type and data properties, e.g., sparse data encodings, FP-specific compression, delta-based compression for pointers [27].
Data prefetching e.g., [33–36]	( <i>i</i> ) Access pattern: strided, irregular, irregular but repeated (e.g., graphs), access stride; ( <i>ii</i> ) Data type: index, pointer	Enables ( <i>i</i> ) <i>highly accurate</i> software-driven prefetching while leveraging the benefits of hard- ware prefetching (e.g., by being memory bandwidth-aware, avoiding cache thrashing); ( <i>ii</i> ) using different prefetcher <i>types</i> for different data structures: e.g., stride [33], tile-based [20], pattern- based [34–37], data-based for indices/pointers [38, 39], etc.
DRAM cache management e.g., [40–46]	(i) Access intensity; (ii) Data reuse; (iii) Working set size	<i>(i)</i> Helps avoid cache thrashing by knowing working set size [44]; <i>(ii)</i> Better DRAM cache management via reuse behavior and access intensity information.
Approximation in memory e.g., [47–53]	( <i>i</i> ) Distinguishing between pools of similar data; ( <i>ii</i> ) Data properties: tolerance towards approximation	Enables ( <i>i</i> ) each memory component to track how approximable data is (at a fine granularity) to inform approximation techniques; ( <i>ii</i> ) data placement in heterogeneous reliability memories [54].
Data placement: NUMA systems e.g., [55, 56]	( <i>i</i> ) Data partitioning across threads (i.e., relating data to threads that access it); ( <i>ii</i> ) Read-Write properties	Reduces the need for profiling or data migration <i>(i)</i> to co-locate data with threads that access it and <i>(ii)</i> to identify Read-Only data, thereby enabling techniques such as replication.
Data placement: hybrid memories e.g., [16, 57, 58]	(i) Read-Write properties (Read-Only/Read-Write); (ii) Access intensity; (iii) Data structure size; (iv) Access pattern	Avoids the need for profiling/migration of data in hybrid memories to ( <i>i</i> ) effectively manage the asymmetric read-write properties in NVM (e.g., placing Read-Only data in the NVM) [16, 57]; ( <i>ii</i> ) make tradeoffs between data structure "hotness" and size to allocate fast/high bandwidth memory [14]; and ( <i>iii</i> ) leverage row-buffer locality in placement based on access pattern [45].
Managing NUCA systems e.g., [15,59]	( <i>i</i> ) Distinguishing pools of similar data; ( <i>ii</i> ) Access intensity; ( <i>iii</i> ) Read-Write or Private-Shared properties	<i>(i)</i> Enables using different cache policies for different data pools (similar to [15]); <i>(ii)</i> Reduces the need for reactive mechanisms that detect sharing and read-write characteristics to inform cache policies.

## Expressive (Memory) Interfaces for GPUs


 Nandita Vijaykumar, Eiman Ebrahimi, Kevin Hsieh, Phillip B. Gibbons and Onur Mutlu, "The Locality Descriptor: A Holistic Cross-Layer Abstraction to Express
 Data Locality in GPUs"
 Proceedings of the <u>45th International Symposium on Computer Architecture</u> (ISCA),
 Los Angeles, CA, USA, June 2018.
 [Slides (pptx) (pdf)] [Lightning Talk Slides (pptx) (pdf)]
 [Lightning Talk Video]

The Locality Descriptor:

### A Holistic Cross-Layer Abstraction to Express Data Locality in GPUs

Nandita Vijaykumar<sup>†§</sup> Eiman Ebrahimi<sup>‡</sup> Kevin Hsieh<sup>†</sup> Phillip B. Gibbons<sup>†</sup> Onur Mutlu<sup>§†</sup> <sup>†</sup>Carnegie Mellon University <sup>‡</sup>NVIDIA <sup>§</sup>ETH Zürich

## An Example: Hybrid Memory Management



### Hardware/software manage data allocation and movement to achieve the best of multiple technologies

Meza+, "Enabling Efficient and Scalable Hybrid Memories," IEEE Comp. Arch. Letters, 2012. Yoon+, "Row Buffer Locality Aware Caching Policies for Hybrid Memories," ICCD 2012 Best Paper Award.

### SAFARI


### An Example: Heterogeneous-Reliability Memory

Yixin Luo, Sriram Govindan, Bikash Sharma, Mark Santaniello, Justin Meza, Aman Kansal, Jie Liu, Badriddine Khessib, Kushagra Vaid, and Onur Mutlu,
 "Characterizing Application Memory Error Vulnerability to Optimize
 Data Center Cost via Heterogeneous-Reliability Memory"
 Proceedings of the <u>44th Annual IEEE/IFIP International Conference on</u>
 Dependable Systems and Networks (DSN), Atlanta, GA, June 2014. [Summary]
 [Slides (pptx) (pdf)] [Coverage on ZDNet]

### Characterizing Application Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory


Yixin Luo Sriram Govindan<sup>\*</sup> Bikash Sharma<sup>\*</sup> Mark Santaniello<sup>\*</sup> Justin Meza Aman Kansal<sup>\*</sup> Jie Liu<sup>\*</sup> Badriddine Khessib<sup>\*</sup> Kushagra Vaid<sup>\*</sup> Onur Mutlu Carnegie Mellon University, yixinluo@cs.cmu.edu, {meza, onur}@cmu.edu \*Microsoft Corporation, {srgovin, bsharma, marksan, kansal, jie.liu, bkhessib, kvaid}@microsoft.com

## Exploiting Memory Error Tolerance with Hybrid Memory Systems



On Microsoft's Web Search workload Reduces server hardware cost by 4.7 % Achieves single server availability target of 99.90 % Heterogeneous-Reliability Memory [DSN 2014]

## Heterogeneous-Reliability Memory



### More on Heterogeneous-Reliability Memory

Yixin Luo, Sriram Govindan, Bikash Sharma, Mark Santaniello, Justin Meza, Aman Kansal, Jie Liu, Badriddine Khessib, Kushagra Vaid, and Onur Mutlu,
 "Characterizing Application Memory Error Vulnerability to Optimize
 Data Center Cost via Heterogeneous-Reliability Memory"
 Proceedings of the <u>44th Annual IEEE/IFIP International Conference on</u>
 Dependable Systems and Networks (DSN), Atlanta, GA, June 2014. [Summary]
 [Slides (pptx) (pdf)] [Coverage on ZDNet]

### Characterizing Application Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory

Yixin Luo Sriram Govindan<sup>\*</sup> Bikash Sharma<sup>\*</sup> Mark Santaniello<sup>\*</sup> Justin Meza Aman Kansal<sup>\*</sup> Jie Liu<sup>\*</sup> Badriddine Khessib<sup>\*</sup> Kushagra Vaid<sup>\*</sup> Onur Mutlu Carnegie Mellon University, yixinluo@cs.cmu.edu, {meza, onur}@cmu.edu \*Microsoft Corporation, {srgovin, bsharma, marksan, kansal, jie.liu, bkhessib, kvaid}@microsoft.com

## Another Example: EDEN for DNNs


- Deep Neural Network evaluation is very DRAM-intensive (especially for large networks)
- 1. Some data and layers in DNNs are very tolerant to errors
- 2. Reduce DRAM latency and voltage on such data and layers

3. While still achieving a user-specified DNN accuracy target by making training DRAM-error-aware

### Data-aware management of DRAM latency and voltage for Deep Neural Network Inference

### **Example DNN Data Type to DRAM Mapping**

### Mapping example of ResNet-50:



### Map more error-tolerant DNN layers to DRAM partitions with lower voltage/latency

4 DRAM partitions with different error rates

### EDEN: Data-Aware Efficient DNN Inference

 Skanda Koppula, Lois Orosa, A. Giray Yaglikci, Roknoddin Azizi, Taha Shahroodi, Konstantinos Kanellopoulos, and Onur Mutlu, "EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM" Proceedings of the 52nd International Symposium on Microarchitecture (MICRO), Columbus, OH, USA, October 2019.
 [Lightning Talk Slides (pptx) (pdf)]
 [Lightning Talk Video (90 seconds)]

### EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM

Skanda Koppula Lois Orosa A. Giray Yağlıkçı Roknoddin Azizi Taha Shahroodi Konstantinos Kanellopoulos Onur Mutlu ETH Zürich

## SMASH: SW/HW Indexing Acceleration

- Konstantinos Kanellopoulos, Nandita Vijaykumar, Christina Giannoula, Roknoddin Azizi, Skanda Koppula, Nika Mansouri Ghiasi, Taha Shahroodi, Juan Gomez-Luna, and Onur Mutlu,
  - "SMASH: Co-designing Software Compression and Hardware-Accelerated Indexing for Efficient Sparse Matrix Operations" Proceedings of the <u>52nd International Symposium on</u> Microarchitecture (MICRO), Columbus, OH, USA, October 2019.

[<u>Slides (pptx) (pdf)</u>] [<u>Lightning Talk Slides (pptx) (pdf)</u>] [<u>Poster (pptx) (pdf)</u>]

[Lightning Talk Video (90 seconds)]

[Full Talk Lecture (30 minutes)]

### SMASH: Co-designing Software Compression and Hardware-Accelerated Indexing for Efficient Sparse Matrix Operations

Konstantinos Kanellopoulos<sup>1</sup> Nandita Vijaykumar<sup>2,1</sup> Christina Giannoula<sup>1,3</sup> Roknoddin Azizi<sup>1</sup> Skanda Koppula<sup>1</sup> Nika Mansouri Ghiasi<sup>1</sup> Taha Shahroodi<sup>1</sup> Juan Gomez Luna<sup>1</sup> Onur Mutlu<sup>1,2</sup> <sup>1</sup>ETH Zürich <sup>2</sup>Carnegie Mellon University <sup>3</sup>National Technical University of Athens

## Data-Aware Virtual Memory Framework

Nastaran Hajinazar, Pratyush Patel, Minesh Patel, Konstantinos Kanellopoulos, Saugata Ghose, Rachata Ausavarungnirun, Geraldo Francisco de Oliveira Jr., Jonathan Appavoo, Vivek Seshadri, and Onur Mutlu, "The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework" *Proceedings of the <u>47th International Symposium on Computer Architecture</u> (<i>ISCA*), Virtual, June 2020. [Slides (pptx) (pdf)] [Lightning Talk Slides (pptx) (pdf)] [ARM Research Summit Poster (pptx) (pdf)] [Talk Video (26 minutes)] [Lightning Talk Video (3 minutes)]

### The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework

Nastaran Hajinazar<sup>\*†</sup> Pratyush Patel<sup>⋈</sup> Minesh Patel<sup>\*</sup> Konstantinos Kanellopoulos<sup>\*</sup> Saugata Ghose<sup>‡</sup> Rachata Ausavarungnirun<sup>⊙</sup> Geraldo F. Oliveira<sup>\*</sup> Jonathan Appavoo<sup>◊</sup> Vivek Seshadri<sup>▽</sup> Onur Mutlu<sup>\*‡</sup>

\*ETH Zürich <sup>†</sup>Simon Fraser University  $\bowtie$  University of Washington <sup>‡</sup>Carnegie Mellon University  $\odot$  King Mongkut's University of Technology North Bangkok  $\diamond$ Boston University  $\bigtriangledown$  Microsoft Research India

## SW/HW Climate Modeling Accelerator

 Gagandeep Singh, Dionysios Diamantopoulos, Christoph Hagleitner, Juan Gómez-Luna, Sander Stuijk, Onur Mutlu, and Henk Corporaal, "NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling" Proceedings of the <u>30th International Conference on Field-Programmable Logic</u> and Applications (FPL), Gothenburg, Sweden, September 2020.
 [Slides (pptx) (pdf)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Talk Video (23 minutes)]
 Nominated for the Stamatis Vassiliadis Memorial Award.

### NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling

Gagandeep Singh<sup>a,b,c</sup>Dionysios Diamantopoulos<sup>c</sup>Christoph Hagleitner<sup>c</sup>Juan Gómez-Luna<sup>b</sup>Sander Stuijk<sup>a</sup>Onur Mutlu<sup>b</sup>Henk Corporaal<sup>a</sup><sup>a</sup>Eindhoven University of Technology<sup>b</sup>ETH Zürich<sup>c</sup>IBM Research Europe, Zurich

### **SAFARI**

## HW/SW Time Series Analysis Accelerator

 Ivan Fernandez, Ricardo Quislant, Christina Giannoula, Mohammed Alser, Juan Gómez-Luna, Eladio Gutiérrez, Oscar Plata, and Onur Mutlu,
 "NATSA: A Near-Data Processing Accelerator for Time Series Analysis" Proceedings of the <u>38th IEEE International Conference on Computer</u> <u>Design</u> (ICCD), Virtual, October 2020.
 [Slides (pptx) (pdf)]
 [Talk Video (10 minutes)]
 [Source Code]

### NATSA: A Near-Data Processing Accelerator for Time Series Analysis

Ivan FernandezRicardo QuislantChristina GiannoulaMohammed AlserJuan Gómez-LunaEladio GutiérrezOscar PlataOnur Mutlu§University of Malaga†National Technical University of Athens‡ETH Zürich

### **SAFARI**

## FPGA-based Processing Near Memory

 Gagandeep Singh, Mohammed Alser, Damla Senol Cali, Dionysios Diamantopoulos, Juan Gómez-Luna, Henk Corporaal, and Onur Mutlu, "FPGA-based Near-Memory Acceleration of Modern Data-Intensive Applications" IEEE Micro (IEEE MICRO), 2021.

# FPGA-based Near-Memory Acceleration of Modern Data-Intensive Applications

Gagandeep Singh<sup>◊</sup> Mohammed Alser<sup>◊</sup> Damla Senol Cali<sup>⋈</sup>

**Dionysios Diamantopoulos**<sup>∇</sup> **Juan Gómez-Luna**<sup>◊</sup>

Henk Corporaal<sup>★</sup> Onur Mutlu<sup>◊ ⋈</sup>

◇ETH Zürich <sup>™</sup>Carnegie Mellon University
 \*Eindhoven University of Technology <sup>▽</sup>IBM Research Europe

## Accelerating Linked Data Structures

 Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, and Onur Mutlu, "Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation" Proceedings of the <u>34th IEEE International Conference on Computer</u> Design (ICCD), Phoenix, AZ, USA, October 2016.

### Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation

Kevin Hsieh<sup>†</sup> Samira Khan<sup>‡</sup> Nandita Vijaykumar<sup>†</sup> Kevin K. Chang<sup>†</sup> Amirali Boroumand<sup>†</sup> Saugata Ghose<sup>†</sup> Onur Mutlu<sup>§†</sup> <sup>†</sup>Carnegie Mellon University <sup>‡</sup>University of Virginia <sup>§</sup>ETH Zürich

## Accelerating Approximate String Matching

Damla Senol Cali, Gurpreet S. Kalsi, Zulal Bingol, Can Firtina, Lavanya Subramanian, Jeremie S. Kim, Rachata Ausavarungnirun, Mohammed Alser, Juan Gomez-Luna, Amirali Boroumand, Anant Nori, Allison Scibisz, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis" *Proceedings of the <u>53rd International Symposium on Microarchitecture</u> (<i>MICRO*), Virtual, October 2020.
 [Lighting Talk Video (1.5 minutes)]
 [Lighting Talk Slides (pptx) (pdf)]
 [Talk Video (18 minutes)]
 [Slides (pptx) (pdf)]

### GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis

Damla Senol Cali<sup>†</sup><sup>™</sup> Gurpreet S. Kalsi<sup>™</sup> Zülal Bingöl<sup>▽</sup> Can Firtina<sup>◊</sup> Lavanya Subramanian<sup>‡</sup> Jeremie S. Kim<sup>◊†</sup> Rachata Ausavarungnirun<sup>⊙</sup> Mohammed Alser<sup>◊</sup> Juan Gomez-Luna<sup>◊</sup> Amirali Boroumand<sup>†</sup> Anant Nori<sup>™</sup> Allison Scibisz<sup>†</sup> Sreenivas Subramoney<sup>™</sup> Can Alkan<sup>▽</sup> Saugata Ghose<sup>\*†</sup> Onur Mutlu<sup>◊†▽</sup> <sup>†</sup>Carnegie Mellon University <sup>™</sup>Processor Architecture Research Lab, Intel Labs <sup>¬</sup>Bilkent University <sup>◊</sup>ETH Zürich <sup>‡</sup>Facebook <sup>⊙</sup>King Mongkut's University of Technology North Bangkok <sup>\*</sup>University of Illinois at Urbana–Champaign 383

## Accelerating Genome Analysis [IEEE MICRO 2020]

 Mohammed Alser, Zulal Bingol, Damla Senol Cali, Jeremie Kim, Saugata Ghose, Can Alkan, and Onur Mutlu,
 "Accelerating Genome Analysis: A Primer on an Ongoing Journey" IEEE Micro (IEEE MICRO), Vol. 40, No. 5, pages 65-75, September/October 2020.
 [Slides (pptx)(pdf)]
 [Talk Video (1 hour 2 minutes)]

## Accelerating Genome Analysis: A Primer on an Ongoing Journey

Mohammed Alser ETH Zürich

Zülal Bingöl Bilkent University

Damla Senol Cali Carnegie Mellon University

Jeremie Kim ETH Zurich and Carnegie Mellon University Saugata Ghose University of Illinois at Urbana–Champaign and Carnegie Mellon University

Can Alkan Bilkent University

**Onur Mutlu** ETH Zurich, Carnegie Mellon University, and Bilkent University Challenge and Opportunity for Future

# Data-Aware (Expressive) Computing Architectures

# Concluding Remarks

## Recap: Corollaries: Architectures Today

- Architectures are terrible at dealing with data
  - Designed to mainly store and move data vs. to compute
  - They are processor-centric as opposed to data-centric
- Architectures are terrible at taking advantage of vast amounts of data (and metadata) available to them
  - Designed to make simple decisions, ignoring lots of data
  - They make human-driven decisions vs. data-driven
- Architectures are terrible at knowing and exploiting different properties of application data
  - Designed to treat all data as the same
  - They make component-aware decisions vs. data-aware

### SAFARI

## Concluding Remarks

- It is time to design principled system architectures to solve the data handling (i.e., memory/storage) problem
- Design complete systems to be truly balanced, high-performance, and energy-efficient → intelligent systems
   Data-centric, data-driven, data-aware
- Enable computation capability inside and close to memory
- This can
  - □ Lead to **orders-of-magnitude** improvements
  - Enable new applications & computing platforms
  - Enable better understanding of nature

### Fundamentally Better Architectures

## **Data-centric**

# **Data-driven**

## **Data-aware**





### **SAFARI**

Source: http://spectrum.ieee.org/image/MjYzMzAyMg.jpeg

### We Need to Revisit the Entire Stack

Problem	
Aigorithm	
Program/Language	
System Software	
SW/HW Interface	
Micro-architecture	
Logic	
Devices	
Electrons	

### We can get there step by step

### SAFARI

## We Need to Exploit Good Principles

- Data-centric system design
- All components intelligent
- Better cross-layer communication, better interfaces
- Better-than-worst-case design
- Heterogeneity
- Flexibility, adaptability



## PIM Review and Open Problems

## A Modern Primer on Processing in Memory

Onur Mutlu<sup>a,b</sup>, Saugata Ghose<sup>b,c</sup>, Juan Gómez-Luna<sup>a</sup>, Rachata Ausavarungnirun<sup>d</sup>

SAFARI Research Group

<sup>a</sup>ETH Zürich <sup>b</sup>Carnegie Mellon University <sup>c</sup>University of Illinois at Urbana-Champaign <sup>d</sup>King Mongkut's University of Technology North Bangkok

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun, "A Modern Primer on Processing in Memory" Invited Book Chapter in <u>Emerging Computing: From Devices to Systems -</u> Looking Beyond Moore and Von Neumann, Springer, to be published in 2021.

### A Modern Primer on Processing in Memory

Onur Mutlu<sup>a,b</sup>, Saugata Ghose<sup>b,c</sup>, Juan Gómez-Luna<sup>a</sup>, Rachata Ausavarungnirun<sup>d</sup>

SAFARI Research Group

<sup>a</sup>ETH Zürich <sup>b</sup>Carnegie Mellon University <sup>c</sup>University of Illinois at Urbana-Champaign <sup>d</sup>King Mongkut's University of Technology North Bangkok

### Abstract

Modern computing systems are overwhelmingly designed to move data to computation. This design choice goes directly against at least three key trends in computing that cause performance, scalability and energy bottlenecks: (1) data access is a key bottleneck as many important applications are increasingly data-intensive, and memory bandwidth and energy do not scale well, (2) energy consumption is a key limiter in almost all computing platforms, especially server and mobile systems, (3) data movement, especially off-chip to on-chip, is very expensive in terms of bandwidth, energy and latency, much more so than computation. These trends are especially severely-felt in the data-intensive server and energy-constrained mobile systems of today.

At the same time, conventional memory technology is facing many technology scaling challenges in terms of reliability, energy, and performance. As a result, memory system architects are open to organizing memory in different ways and making it more intelligent, at the expense of higher cost. The emergence of 3D-stacked memory plus logic, the adoption of error correcting codes inside the latest DRAM chips, proliferation of different main memory standards and chips, specialized for different purposes (e.g., graphics, low-power, high bandwidth, low latency), and the necessity of designing new solutions to serious reliability and security issues, such as the RowHammer phenomenon, are an evidence of this trend.

This chapter discusses recent research that aims to practically enable computation close to data, an approach we call *processing-in-memory* (PIM). PIM places computation mechanisms in or near where the data is stored (i.e., inside the memory chips, in the logic layer of 3D-stacked memory, or in the memory controllers), so that data movement between the computation units and memory is reduced or eliminated. While the general idea of PIM is not new, we discuss motivating trends in applications as well as memory circuits/technology that greatly exacerbate the need for enabling it in modern computing systems. We examine at least two promising new approaches to designing PIM systems to accelerate important data-intensive applications: (1) *processing using memory* by exploiting analog operational properties of DRAM chips to perform massively-parallel operations in memory, with low-cost changes, (2) *processing near memory* by exploiting 3D-stacked memory technology design to provide high memory bandwidth and low memory latency to in-memory logic. In both approaches, we describe and tackle relevant cross-layer research, design, and adoption challenges in devices, architecture, systems, and programming models. Our focus is on the development of in-memory processing designs that can be adopted in real computing platforms at low cost. We conclude by discussing work on solving key challenges to the practical adoption of PIM.

*Keywords:* memory systems, data movement, main memory, processing-in-memory, near-data processing, computation-in-memory, processing using memory, processing near memory, 3D-stacked memory, non-volatile memory, energy efficiency, high-performance computing, computer architecture, computing paradigm, emerging technologies, memory scaling, technology scaling, dependable systems, robust systems, hardware security, system security, latency, low-latency computing

### SAFARI

### Contents

SAFARI

1	Introduction	2		
-				
2	Major Trends Affecting Main Memory			
3	The Need for Intelligent Memory Controllers			
	to Enhance Memory Scaling	6		
4	Perils of Processor-Centric Design	9		
_		-		
5	Processing-in-Memory (PIM): Technology			
L	Enablers and Two Approaches	12		
_	5.1 New Technology Enablers: 3D-Stacked	10		
	Memory and Non-Volatile Memory	12		
_	5.2 Two Approaches: Processing Using	_		
	Memory (PUM) vs. Processing Near	12		
L	Memory (PNM)	13		
6	Processing Using Memory (PUM)	14		
U	6.1 RowClone	14		
	6.2 Ambit	14		
		17		
	6.3 Gather-Scatter DRAM	17		
	0.4 III-DRAW Security Primitives	17		
7	Processing Near Memory (PNM)	18		
Ľ	7.1 Tesseract: Coarse-Grained Application-	10		
	Level PNM Acceleration of Graph Pro-			
	cessing	19		
-	7.2 Function-Level PNM Acceleration of			
	Mobile Consumer Workloads	20		
	7.3 Programmer-Transparent Function-			
	Level PNM Acceleration of GPU			
	Applications	21		
_	7.4 Instruction-Level PNM Acceleration			
	with PIM-Enabled Instructions (PEI)	21		
_	7.5 Function-Level PNM Acceleration of			
	Genome Analysis Workloads	22		
_	7.6 Application-Level PNM Acceleration of			
	Time Series Analysis	23		
8	Enabling the Adoption of PIM	24		
-	8.1 Programming Models and Code Genera-			
	tion for PIM	24		
_	8.2 PIM Runtime: Scheduling and Data			
	Mapping	25		
-	8.3 Memory Coherence	27		
	8.4 Virtual Memory Support	27		
	8.5 Data Structures for PIM	28		
	8.6 Benchmarks and Simulation Infrastruc-			
	tures	29		
	8.7 Real PIM Hardware Systems and Proto-			
	types	30		
	8.8 Security Considerations	30		
6				
9	Conclusion and Future Outlook	31		

### 1. Introduction

Main memory, built using the Dynamic Random Access Memory (DRAM) technology, is a major component in nearly all computing systems, including servers, cloud platforms, mobile/embedded devices, and sensor systems. Across all of these systems, the data working set sizes of modern applications are rapidly growing, while the need for fast analysis of such data is increasing. Thus, main memory is becoming an increasingly significant bottleneck across a wide variety of computing systems and applications [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]. Alleviating the main memory bottleneck requires the memory capacity, energy, cost, and performance to all scale in an efficient manner across technology generations. Unfortunately, it has become increasingly difficult in recent years, especially the past decade, to scale all of these dimensions [1, 2, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49], and thus the main memory bottleneck has been worsening.

A major reason for the main memory bottleneck is the high energy and latency cost associated with data movement. In modern computers, to perform any operation on data that resides in main memory, the processor must retrieve the data from main memory. This requires the memory controller to issue commands to a DRAM module across a relatively slow and power-hungry off-chip bus (known as the memory channel). The DRAM module sends the requested data across the memory channel, after which the data is placed in the caches and registers. The CPU can perform computation on the data once the data is in its registers. Data movement from the DRAM to the CPU incurs long latency and consumes a significant amount of energy [7, 50, 51, 52, 53, 54]. These costs are often exacerbated by the fact that much of the data brought into the caches is not reused by the CPU [52, 53, 55, 56], providing little benefit in return for the high latency and energy cost.

The cost of data movement is a fundamental issue with the *processor-centric* nature of contemporary computer systems. The CPU is considered to be the master in the system, and computation is performed only in the processor (and accelerators). In contrast, data storage and communication units, including the main memory, are treated as unintelligent workers that are incapable of computation. As a result of this processor-centric design paradigm, data moves a lot in the system between the computation units and communication/ storage units so that computation can be done on it. With the increasingly *data-centric* nature of contemporary and emerging appli-

395

## PIM Review and Open Problems (II)

### A Workload and Programming Ease Driven Perspective of Processing-in-Memory

Saugata Ghose<sup>†</sup>Amirali Boroumand<sup>†</sup>Jeremie S. Kim<sup>†§</sup>Juan Gómez-Luna<sup>§</sup>Onur Mutlu<sup>§†</sup><sup>†</sup>Carnegie Mellon University<sup>§</sup>ETH Zürich


Saugata Ghose, Amirali Boroumand, Jeremie S. Kim, Juan Gomez-Luna, and Onur Mutlu, "Processing-in-Memory: A Workload-Driven Perspective" *Invited Article in <u>IBM Journal of Research & Development</u>, Special Issue on Hardware for Artificial Intelligence*, to appear in November 2019. [Preliminary arXiv version]

### https://arxiv.org/pdf/1907.12947.pdf


### A Longer Tutorial Version of This Talk

Onur Mutlu, <u>"Memory-Centric Computing Systems"</u> Invited Tutorial at 66th International Electron Devices *Meeting (IEDM)*, Virtual, 12 December 2020. [Slides (pptx) (pdf)] [Executive Summary Slides (pptx) (pdf)] [Tutorial Video (1 hour 51 minutes)] [Executive Summary Video (2 minutes)] Abstract and Bio [Related Keynote Paper from VLSI-DAT 2020] [Related Review Paper on Processing in Memory]

https://www.youtube.com/watch?v=H3sEaINPBOE



#### A Recent Short Talk on PIM



https://www.youtube.com/watch?v=jVYCchBGNVc

### Detailed Lectures on PIM (I)

- Computer Architecture, Fall 2020, Lecture 6
  - **Computation in Memory** (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=oGcZAGwfEUE&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=12
- Computer Architecture, Fall 2020, Lecture 7
  - **Near-Data Processing** (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=j2GIigqn1Qw&list=PL5Q2soXY2Zi9xidyIgBxUz7 xRPS-wisBN&index=13
- Computer Architecture, Fall 2020, Lecture 11a
  - Memory Controllers (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=TeG773OgiMQ&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=20
- Computer Architecture, Fall 2020, Lecture 12d
  - Real Processing-in-DRAM with UPMEM (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=Sscy1Wrr22A&list=PL5Q2soXY2Zi9xidyIgBxUz7 xRPS-wisBN&index=25

SAFARI

### Detailed Lectures on PIM (II)

- Computer Architecture, Fall 2020, Lecture 15
  - Emerging Memory Technologies (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=AlE1rD9G\_YU&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=28
- Computer Architecture, Fall 2020, Lecture 16a
  - Opportunities & Challenges of Emerging Memory Technologies (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=pmLszWGmMGQ&list=PL5Q2soXY2Zi9xidyIgBx Uz7xRPS-wisBN&index=29
- Computer Architecture, Fall 2020, Guest Lecture
  - In-Memory Computing: Memory Devices & Applications (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=wNmqQHiEZNk&list=PL5Q2soXY2Zi9xidyIgBxU z7xRPS-wisBN&index=41

SAFARI

### Funding Acknowledgments

- Alibaba, AMD, ASML, Google, Facebook, Hi-Silicon, HP Labs, Huawei, IBM, Intel, Microsoft, Nvidia, Oracle, Qualcomm, Rambus, Samsung, Seagate, VMware
- NSF
- NIH
- GSRC
- SRC
- CyLab
- EFCL

#### Acknowledgments

# SAFARI Research Group safari.ethz.ch



https://safari.ethz.ch

#### Onur Mutlu's SAFARI Research Group

#### Computer architecture, HW/SW, systems, bioinformatics, security, memory

https://safari.ethz.ch/safari-newsletter-january-2021/



#### SAFARI Newsletter April 2020 Edition

#### <u>https://safari.ethz.ch/safari-newsletter-april-2020/</u>





View in your browser

Think Big, Aim High



Dear SAFARI friends,

#### SAFARI Newsletter January 2021 Edition

#### <u>https://safari.ethz.ch/safari-newsletter-january-2021/</u>

in 🖸 🖌 f



Think Big, Aim High, and Have a Wonderful 2021! Newsletter January 2021



Dear SAFARI friends,

Happy New Year! We are excited to share our group highlights with you in this second edition of the SAFARI newsletter (You can find the first edition from April 2020 here). 2020 has

#### Referenced Papers, Talks, Artifacts

All are available at

https://people.inf.ethz.ch/omutlu/projects.htm

https://www.youtube.com/onurmutlulectures

https://github.com/CMU-SAFARI/

## Memory-Centric Computing

Onur Mutlu omutlu@gmail.com https://people.inf.ethz.ch/omutlu 26 October 2021

IEEE EDS Fall School




**ETH** zürich



### **Backup Slides**

#### A Quote from A Famous Architect

 "architecture [...] based upon principle, and not upon precedent"



#### Precedent-Based Design?


"architecture [...] based upon principle, and not upon precedent"



### Principled Design

"architecture [...] based upon principle, and not upon precedent"





### The Overarching Principle

### **Organic architecture**

From Wikipedia, the free encyclopedia


**Organic architecture** is a philosophy of architecture which promotes harmony between human habitation and the natural world through design approaches so sympathetic and well integrated with its site, that buildings, furnishings, and surroundings become part of a unified, interrelated composition.

A well-known example of organic architecture is Fallingwater, the residence Frank Lloyd Wright designed for the Kaufmann family in rural Pennsylvania. Wright had many choices to locate a home on this large site, but chose to place the home directly over the waterfall and creek creating a close, yet noisy dialog with the rushing water and the steep site. The horizontal striations of stone masonry with daring cantilevers of colored beige concrete blend with native rock outcroppings and the wooded environment.

### Another Example: Precedent-Based Design



### Principled Design



#### Another Principled Design



Source: By Martín Gómez Tagle - Lisbon, Portugal, CC BY-SA 3.0, https://commons.wikimedia.org/w/index.php?curid=13764903 Source: http://www.arcspace.com/exhibitions/unsorted/santiago-calatrava/

### Another Principled Design



#### Principle Applied to Another Structure



### The Overarching Principle

### Zoomorphic architecture

From Wikipedia, the free encyclopedia

**Zoomorphic architecture** is the practice of using animal forms as the inspirational basis and blueprint for architectural design. "While animal forms have always played a role adding some of the deepest layers of meaning in architecture, it is now becoming evident that a new strand of biomorphism is emerging where the meaning derives not from any specific representation but from a more general allusion to biological processes."<sup>[1]</sup>

Some well-known examples of Zoomorphic architecture can be found in the TWA Flight Center building in New York City, by Eero Saarinen, or the Milwaukee Art Museum by Santiago Calatrava, both inspired by the form of a bird's wings.<sup>[3]</sup>

### Overarching Principles for Computing?



Source: http://spectrum.ieee.org/image/MjYzMzAyMg.jpeg

#### Readings, Videos, Reference Materials

### List of References (Incomplete but Hopefully Useful)

### Overview Readings (I)

#### <u>Onur Mutlu</u>, <u>"Intelligent Architectures for Intelligent Machines"</u> *Invited Keynote Paper in Proceedings of the <u>2020 International Symposia on</u> <u>VLSI</u> (VLSI), Hsinchu City, Taiwan, August 2020. [<u>Slides (pptx) (pdf)</u>] [<u>Keynote Talk Video</u> (55 minutes)]*

- Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun, "Processing Data Where It Makes Sense: Enabling In-Memory Computation" Invited paper in <u>Microprocessors and Microsystems</u> (MICPRO), June 2019. [arXiv version] [Slides (pptx)] [Talk Video]
- Vivek Seshadri and <u>Onur Mutlu</u>, <u>"In-DRAM Bulk Bitwise Execution Engine"</u> *Invited Book Chapter in Advances in Computers*, to appear in 2020. [Preliminary arXiv version]

#### Overview Readings (II)

- Saugata Ghose, Amirali Boroumand, Jeremie S. Kim, Juan Gomez-Luna, and <u>Onur Mutlu</u>, "Processing-in-Memory: A Workload-Driven Perspective" Invited Article in <u>IBM Journal of Research & Development</u>, Special Issue on Hardware for Artificial Intelligence, to appear in November 2019. [Preliminary arXiv version]
- <u>Onur Mutlu</u> and Jeremie Kim,
   <u>"RowHammer: A Retrospective"</u>

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) Special Issue on Top Picks in Hardware and Embedded Security, 2019. [Preliminary arXiv version] [Slides from COSADE 2019 (pptx)] [Slides from VLSI-SOC 2020 (pptx) (pdf)] [Talk Video (30 minutes)]

 Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, and <u>Onur Mutlu</u>, <u>"Errors in Flash-Memory-Based Solid-State Drives: Analysis, Mitigation, and</u> <u>Recovery"</u> *Invited Book Chapter in <u>Inside Solid State Drives</u>, 2018. [Preliminary arxiv.org version]* 

### Overview Readings (III)

#### Onur Mutlu, <u>"The RowHammer Problem and Other Issues We May Face as Memory Becomes</u> Denser"

*Invited Paper in Proceedings of the <u>Design, Automation, and Test in Europe</u> <u>Conference</u> (DATE), Lausanne, Switzerland, March 2017. [<u>Slides (pptx) (pdf)</u>]* 

#### <u>Onur Mutlu</u>, <u>"Main Memory Scaling: Challenges and Solution Directions"</u> *Invited Book Chapter in <u>More than Moore Technologies for Next Generation Computer</u> <u>Design</u>, pp. 127-153, Springer, 2015.*

- <u>Onur Mutlu</u> and Lavanya Subramanian,
   <u>"Research Problems and Opportunities in Memory Systems"</u> Invited Article in <u>Supercomputing Frontiers and Innovations</u> (SUPERFRI), 2014.
- Onur Mutlu, <u>"Memory Scaling: A Systems Architecture Perspective"</u> *Technical talk at <u>MemCon 2013</u> (MEMCON)*, Santa Clara, CA, August 2013. [<u>Slides</u> (pptx) (pdf)] [<u>Video</u>] [<u>Coverage on StorageSearch</u>]

### Accelerated Memory Course (~6.5 hours)

#### ACACES 2018

- Memory Systems and Memory-Centric Computing Systems
- Taught by Onur Mutlu July 9-13, 2018
- ~6.5 hours of lectures

#### Website for the Course including Videos, Slides, Papers

- https://people.inf.ethz.ch/omutlu/acaces2018.html
- https://www.youtube.com/playlist?list=PL5Q2soXY2Zi-HXxomthrpDpMJm05P6J9x
- All Papers are at:
  - <u>https://people.inf.ethz.ch/omutlu/projects.htm</u>
  - Final lecture notes and readings (for all topics)

#### Longer Memory Course (~18 hours)

#### TU Wien 2019

- Memory Systems and Memory-Centric Computing Systems
- Taught by Onur Mutlu June 12-19, 2019
- ~18 hours of lectures
- Website for the Course including Videos, Slides, Papers
  - https://safari.ethz.ch/memory\_systems/TUWien2019
  - https://www.youtube.com/playlist?list=PL5Q2soXY2Zi\_gntM55
    VoMIKIw7YrXOhbl
- All Papers are at:
  - https://people.inf.ethz.ch/omutlu/projects.htm
  - Final lecture notes and readings (for all topics)

#### All Referenced Works Can Be Found At

- <u>https://people.inf.ethz.ch/omutlu/projects.htm</u>
- Includes PDFs, presentations, talk videos, etc.
- Many paper and course lecture videos are here:
   <a href="https://www.youtube.com/OnurMutluLectures">https://www.youtube.com/OnurMutluLectures</a>
- Please email me with any questions, feedback, etc.
   <u>omutlu@gmail.com</u>

### Low-Latency Memory

### Workload-DRAM Interaction Analysis

Saugata Ghose, Tianshi Li, Nastaran Hajinazar, Damla Senol Cali, and Onur Mutlu,

#### "Demystifying Workload–DRAM Interactions: An Experimental Study"

Proceedings of the <u>ACM International Conference on Measurement and</u> Modeling of Computer Systems (SIGMETRICS), Phoenix, AZ, USA, June 2019. Preliminary arXiv Version

[Abstract]

[Slides (pptx) (pdf)]

#### **Demystifying Complex Workload–DRAM Interactions: An Experimental Study**

Tianshi Li<sup>†</sup> Saugata Ghose<sup>†</sup> Nastaran Hajinazar<sup>‡†</sup> Damla Senol Cali<sup>†</sup> Onur Mutlu<sup>§†</sup>

<sup>†</sup>Carnegie Mellon University <sup>‡</sup>Simon Fraser University

<sup>§</sup>ETH Zürich

#### Why Study Workload–DRAM Interactions?

- Manufacturers are developing many new types of DRAM
  - **DRAM limits performance, energy improvements:** new types may overcome some limitations
  - Memory systems now serve a very diverse set of applications: can no longer take a one-size-fits-all approach

#### • So which DRAM type works best with which application?


- Difficult to understand intuitively due to the complexity of the interaction
- Can't be tested methodically on real systems: new type needs a new CPU
- We perform a wide-ranging experimental study to uncover the combined behavior of workloads and DRAM types
  - 115 prevalent/emerging applications and multiprogrammed workloads
  - 9 modern DRAM types: DDR3, DDR4, GDDR5, HBM, HMC, LPDDR3, LPDDR4, Wide I/O, Wide I/O 2

#### Modern DRAM Types: Comparison to DDR3

DRAM Type	Banks per Rank	Bank Groups	3D- Stacked	Low- Power	Bank groups     Bank Group     Bank Group     Bank Group     Bank Group
DDR3	8				Bank Bank Bank Bank
DDR4	16	✓ _	increased	latency	(/ (/
GDDR5	16	🗸 🚺	creased are	ea/power	memory channel
HBM High- Bandwidth Memory	16		√		3D-stacked DRAM high bandwidth with
HMC Hybrid Memory Cube	256 <b>higher latency</b> ✓			Through-Silicon Vias (TSVs)	
Wide I/O	4		$\checkmark$	$\checkmark$	Memory
Wide I/O 2	8		$\checkmark$	$\checkmark$	
LPDDR3	8			$\checkmark$	dedicated Logic Layer
LPDDR4	16			$\checkmark$	Page 433 of 25

#### 4. Need for Lower Access Latency: Performance SAFARI

- New DRAM types often increase access latency in order to provide more banks, higher throughput
- Many applications can't make up for the increased latency
  - Especially true of common OS routines (e.g., file I/O, process forking)



• A variety of desktop/scientific, server/cloud, GPGPU applications

Several applications don't benefit from more parallelism

- 1. DRAM latency remains a critical bottleneck for many applications
- 2. Bank parallelism is not fully utilized by a wide variety of applications
- 3. Spatial locality continues to provide significant performance benefits if it is exploited by the memory subsystem
- 4. For some classes of applications, low-power memory can provide energy savings without sacrificing significant performance

#### Conclusion

- Manufacturers are developing many new types of DRAM
  - **DRAM limits performance, energy improvements:** new types may overcome some limitations
  - Memory systems now serve a very diverse set of applications: can no longer take a one-size-fits-all approach
  - Difficult to intuitively determine which DRAM-workload pair works best
- We perform a wide-ranging experimental study to uncover the combined behavior of workloads, DRAM types
  - 115 prevalent/emerging applications and multiprogrammed workloads
  - 9 modern DRAM types

12 key observations on DRAM-workload behavior
 Open-source tools: <u>https://github.com/CMU-SAFARI/ramulator</u>
 Full paper: <u>https://arxiv.org/pdf/1902.07609</u>

## The Memory Latency Problem

- High memory latency is a significant limiter of system performance and energy-efficiency
- It is becoming increasingly so with higher memory contention in multi-core and heterogeneous architectures
  - Exacerbating the bandwidth need
  - Exacerbating the QoS problem
- It increases processor design complexity due to the mechanisms incorporated to tolerate memory latency

Retrospective: Conventional Latency Tolerance Techniques

- Caching [initially by Wilkes, 1965]
  - Widely used, simple, effective, but inefficient, passive
  - Not all applications/phases exhibit temporal or spatial locality

Prefetching [initially in IBM 360/91 1967]

# None of These Fundamentally Reduce Memory Latency

ongoing research effort

- Out-of-order execution [initially by Tomasulo, 1967]
  - Tolerates cache misses that cannot be prefetched
  - Requires extensive hardware resources for tolerating long latencies




## Two Major Sources of Latency Inefficiency

- Modern DRAM is **not** designed for low latency
   Main focus is cost-per-bit (capacity)
- Modern DRAM latency is determined by worst case conditions and worst case devices
  - Much of memory latency is unnecessary

# Our Goal: Reduce Memory Latency at the Source of the Problem

# Why is Memory Latency High?

- DRAM latency: Delay as specified in DRAM standards
  - Doesn't reflect true DRAM device latency
- Imperfect manufacturing process  $\rightarrow$  latency variation
- High standard latency chosen to increase yield




## Adaptive-Latency DRAM

- Key idea
  - Optimize DRAM timing parameters online
- Two components
  - DRAM manufacturer provides multiple sets of reliable DRAM timing parameters at different temperatures for each DIMM
    - System monitors DRAM temperature & uses appropriate DRAM timing parameters

**SAFARI** Lee+, "Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case," HPCA 441 2015.

## Infrastructures to Understand Such Issues



#### SAFARI


Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.

## SoftMC: Open Source DRAM Infrastructure

 Hasan Hassan et al., "<u>SoftMC: A</u> <u>Flexible and Practical Open-</u> <u>Source Infrastructure for</u> <u>Enabling Experimental DRAM</u> <u>Studies</u>," HPCA 2017.

- Flexible
- Easy to Use (C++ API)
- Open-source

github.com/CMU-SAFARI/SoftMC





#### <u>https://github.com/CMU-SAFARI/SoftMC</u>

#### SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies

Hasan Hassan<sup>1,2,3</sup> Nandita Vijaykumar<sup>3</sup> Samira Khan<sup>4,3</sup> Saugata Ghose<sup>3</sup> Kevin Chang<sup>3</sup> Gennady Pekhimenko<sup>5,3</sup> Donghyuk Lee<sup>6,3</sup> Oguz Ergin<sup>2</sup> Onur Mutlu<sup>1,3</sup>


<sup>1</sup>ETH Zürich <sup>2</sup>TOBB University of Economics & Technology <sup>3</sup>Carnegie Mellon University <sup>4</sup>University of Virginia <sup>5</sup>Microsoft Research <sup>6</sup>NVIDIA Research

## Latency Reduction Summary of 115 DIMMs

- Latency reduction for read & write (55°C)
  - Read Latency: **32.7%**
  - Write Latency: 55.1%
- Latency reduction for each timing parameter (55°C)
  - Sensing: **17.3%**
  - Restore: 37.3% (read), 54.8% (write)
  - Precharge: **35.2%**

**SAFARI** Lee+, "Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case," HPCA 445 2015.

## AL-DRAM: Real-System Performance



AL-DRAM provides high performance on memory-intensive workloads

## Reducing Latency Also Reduces Energy

- AL-DRAM reduces DRAM power consumption
- Major reason: reduction in row activation time

## More on Adaptive-Latency DRAM

 Donghyuk Lee, Yoongu Kim, Gennady Pekhimenko, Samira Khan, Vivek Seshadri, Kevin Chang, and Onur Mutlu,
 <u>"Adaptive-Latency DRAM: Optimizing DRAM Timing for</u> <u>the Common-Case"</u>
 *Proceedings of the 21st International Symposium on High-Performance Computer Architecture (HPCA)*, Bay Area, CA, February 2015.
 [Slides (pptx) (pdf)] [Full data sets]

#### Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case

Donghyuk LeeYoongu KimGennady PekhimenkoSamira KhanVivek SeshadriKevin ChangOnur Mutlu

Carnegie Mellon University

## Tackling the Fixed Latency Mindset

- Reliable operation latency is actually very heterogeneous
   Across temperatures, chips, parts of a chip, voltage levels, ...
- Idea: Dynamically find out and use the lowest latency one can reliably access a memory location with
  - Adaptive-Latency DRAM [HPCA 2015]
  - Flexible-Latency DRAM [SIGMETRICS 2016]
  - Design-Induced Variation-Aware DRAM [SIGMETRICS 2017]
  - Voltron [SIGMETRICS 2017]
  - DRAM Latency PUF [HPCA 2018]
  - DRAM Latency True Random Number Generator [HPCA 2019]

•••

 We would like to find sources of latency heterogeneity and exploit them to minimize latency (or create other benefits)
 5AFARI

## Analysis of Latency Variation in DRAM Chips

- Kevin Chang, Abhijith Kashyap, Hasan Hassan, Samira Khan, Kevin Hsieh, Donghyuk Lee, Saugata Ghose, Gennady Pekhimenko, Tianshi Li, and Onur Mutlu,
  - "Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization" Proceedings of the <u>ACM International Conference on Measurement and</u> <u>Modeling of Computer Systems</u> (SIGMETRICS), Antibes Juan-Les-Pins,

France, June 2016.

[<u>Slides (pptx) (pdf)</u>] [<u>Source Code</u>]

Understanding Latency Variation

Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization

Kevin K. Chang<sup>1</sup> Abhijith Kashyap<sup>1</sup> Hasan Hassan<sup>1,2</sup> Saugata Ghose<sup>1</sup> Kevin Hsieh<sup>1</sup> Donghyuk Lee<sup>1</sup> Tianshi Li<sup>1,3</sup> Gennady Pekhimenko<sup>1</sup> Samira Khan<sup>4</sup> Onur Mutlu<sup>5,1</sup> <sup>1</sup>Carnegie Mellon University <sup>2</sup>TOBB ETÜ <sup>3</sup>Peking University <sup>4</sup>University of Virginia <sup>5</sup>ETH Zürich SAFARI

## Design-Induced Latency Variation in DRAM

- Donghyuk Lee, Samira Khan, Lavanya Subramanian, Saugata Ghose, Rachata Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, and Onur Mutlu,
  - "Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms" Proceedings of the <u>ACM International Conference on Measurement and</u> <u>Modeling of Computer Systems</u> (SIGMETRICS), Urbana-Champaign, IL, USA, June 2017.

#### Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms

Donghyuk Lee, NVIDIA and Carnegie Mellon University

Samira Khan, University of Virginia

Lavanya Subramanian, Saugata Ghose, Rachata Ausavarungnirun, Carnegie Mellon University Gennady Pekhimenko, Vivek Seshadri, Microsoft Research

Onur Mutlu, ETH Zürich and Carnegie Mellon University

## Solar-DRAM: Exploiting Spatial Variation

 Jeremie S. Kim, Minesh Patel, Hasan Hassan, and Onur Mutlu, "Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines" Proceedings of the <u>36th IEEE International Conference on Computer</u> Design (ICCD), Orlando, FL, USA, October 2018.

## Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines

Jeremie S. Kim<sup>‡§</sup> Minesh Patel<sup>§</sup> Hasan Hassan<sup>§</sup> Onur Mutlu<sup>§‡</sup> <sup>‡</sup>Carnegie Mellon University <sup>§</sup>ETH Zürich

## DRAM Latency PUFs

 Jeremie S. Kim, Minesh Patel, Hasan Hassan, and <u>Onur Mutlu</u>, "The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern DRAM Devices"
 December 24th Internetional Communications on Ulinh, Devices

Proceedings of the <u>24th International Symposium on High-Performance</u> <u>Computer Architecture</u> (**HPCA**), Vienna, Austria, February 2018. [Lightning Talk Video] [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]

#### The DRAM Latency PUF:

Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices

> Jeremie S. Kim<sup>†§</sup> Minesh Patel<sup>§</sup> Hasan Hassan<sup>§</sup> Onur Mutlu<sup>§†</sup> <sup>†</sup>Carnegie Mellon University <sup>§</sup>ETH Zürich

#### DRAM Latency True Random Number Generator

 Jeremie S. Kim, Minesh Patel, Hasan Hassan, Lois Orosa, and Onur Mutlu, "D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput" Proceedings of the <u>25th International Symposium on High-Performance</u> <u>Computer Architecture</u> (HPCA), Washington, DC, USA, February 2019.

#### D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput

Jeremie S. Kim<sup>‡§</sup> Minesh Patel<sup>§</sup> Hasan Hassan<sup>§</sup> Lois Orosa<sup>§</sup> Onur Mutlu<sup>§‡</sup> <sup>‡</sup>Carnegie Mellon University <sup>§</sup>ETH Zürich

## ChargeCache: Exploiting Access Patterns

 Hasan Hassan, Gennady Pekhimenko, Nandita Vijaykumar, Vivek Seshadri, Donghyuk Lee, Oguz Ergin, and Onur Mutlu, "ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality"

Proceedings of the <u>22nd International Symposium on High-</u> Performance Computer Architecture (**HPCA**) Barcelona, Spain

*Performance Computer Architecture (HPCA)*, Barcelona, Spain, March 2016. [Slides (pptx) (pdf)]

[Source Code]

#### ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality

Hasan Hassan<sup>†\*</sup>, Gennady Pekhimenko<sup>†</sup>, Nandita Vijaykumar<sup>†</sup> Vivek Seshadri<sup>†</sup>, Donghyuk Lee<sup>†</sup>, Oguz Ergin<sup>\*</sup>, Onur Mutlu<sup>†</sup>

<sup>†</sup>Carnegie Mellon University

\* TOBB University of Economics & Technology

## Exploiting Subarray Level Parallelism

 Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Liu, and Onur Mutlu,
 <u>"A Case for Exploiting Subarray-Level Parallelism</u> (SALP) in DRAM"

Proceedings of the <u>39th International Symposium on</u> <u>Computer Architecture</u> (**ISCA**), Portland, OR, June 2012. <u>Slides (pptx)</u>

#### A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM

Yoongu Kim Vivek Seshadri Donghyuk Lee Jamie Liu Onur Mutlu Carnegie Mellon University

## Tiered-Latency DRAM

Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, and Onur Mutlu,
 <u>"Tiered-Latency DRAM: A Low Latency and Low Cost</u>
 <u>DRAM Architecture</u>"
 *Proceedings of the 19th International Symposium on High- Performance Computer Architecture (HPCA)*, Shenzhen, China,
 February 2013. Slides (pptx)

#### Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture

Donghyuk Lee Yoongu Kim Vivek Seshadri Jamie Liu Lavanya Subramanian Onur Mutlu Carnegie Mellon University

## LISA: Low-cost Inter-linked Subarrays

 Kevin K. Chang, Prashant J. Nair, Saugata Ghose, Donghyuk Lee, Moinuddin K. Qureshi, and Onur Mutlu, "Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM" Proceedings of the <u>22nd International Symposium on High-</u> Performance Computer Architecture (HPCA), Barcelona, Spain, March 2016.
 [Slides (pptx) (pdf)]
 [Source Code]

#### Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM

Kevin K. Chang<sup>†</sup>, Prashant J. Nair<sup>\*</sup>, Donghyuk Lee<sup>†</sup>, Saugata Ghose<sup>†</sup>, Moinuddin K. Qureshi<sup>\*</sup>, and Onur Mutlu<sup>†</sup> <sup>†</sup>*Carnegie Mellon University* <sup>\*</sup>*Georgia Institute of Technology* 

## The CROW Substrate for DRAM

 Hasan Hassan, Minesh Patel, Jeremie S. Kim, A. Giray Yaglikci, Nandita Vijaykumar, Nika Mansourighiasi, Saugata Ghose, and Onur Mutlu,
 "CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability" Proceedings of the <u>46th International Symposium on Computer</u> <u>Architecture</u> (ISCA), Phoenix, AZ, USA, June 2019.

#### CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability

Hasan Hassan<sup>†</sup> Minesh Patel<sup>†</sup> Jeremie S. Kim<sup>†§</sup> A. Giray Yaglikci<sup>†</sup> Nandita Vijaykumar<sup>†§</sup> Nika Mansouri Ghiasi<sup>†</sup> Saugata Ghose<sup>§</sup> Onur Mutlu<sup>†§</sup>

<sup>†</sup>ETH Zürich <sup>§</sup>Carnegie Mellon University

# CROW: The Copy Row Substrate [ISCA 2019]

# **Challenges of DRAM Scaling**






**3** exposure to vulnerabilities




DRAM

# **Conventional DRAM**





# Copy Row DRAM (CROW)





# **Use Cases of CROW**


# ➤ CROW-cache ✓ reduces access latency

#### **≻CROW-ref**

✓ reduces DRAM *refresh* overhead

➢A mechanism for protecting against *RowHammer* 





# **Key Results**

#### **CROW-cache + CROW-ref**

- •20% speedup
- 22% less DRAM energy

### **Hardware Overhead**

- •0.5% DRAM chip area
- •1.6% DRAM capacity
- •11.3 KiB memory controller storage



## More on CROW

 Hasan Hassan, Minesh Patel, Jeremie S. Kim, A. Giray Yaglikci, Nandita Vijaykumar, Nika Mansourighiasi, Saugata Ghose, and Onur Mutlu,

"CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability"

Proceedings of the <u>46th International Symposium on Computer Architecture</u> (**ISCA**), Phoenix, AZ, USA, June 2019. [<u>Slides (pptx) (pdf</u>)] [<u>Lightning Talk Slides (pptx) (pdf</u>)] [<u>Poster (pptx) (pdf</u>)] [<u>Lightning Talk Video</u> (3 minutes)] [<u>Full Talk Video</u> (16 minutes)] [<u>Source Code for CROW</u> (Ramulator and Circuit Modeling)]

#### CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability

Hasan Hassan<sup>†</sup> Minesh Patel<sup>†</sup> Jeremie S. Kim<sup>†§</sup> A. Giray Yaglikci<sup>†</sup> Nandita Vijaykumar<sup>†§</sup> Nika Mansouri Ghiasi<sup>†</sup> Saugata Ghose<sup>§</sup> Onur Mutlu<sup>†§</sup>

<sup>†</sup>ETH Zürich <sup>§</sup>Carnegie Mellon University

### CLR-DRAM: Capacity-Latency Reconfigurability

Haocong Luo, Taha Shahroodi, Hasan Hassan, Minesh Patel, A. Giray Yaglikci, Lois Orosa, Jisung Park, and Onur Mutlu,
 "CLR-DRAM: A Low-Cost DRAM Architecture Enabling
 Dynamic Capacity-Latency Trade-Off"
 Proceedings of the <u>47th International Symposium on Computer</u>
 <u>Architecture</u> (ISCA), Valencia, Spain, June 2020.
 [Slides (pptx) (pdf)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Talk Video (20 minutes)]
 [Lightning Talk Video (3 minutes)]

#### CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off

Haocong Luo<sup>§†</sup> Taha Shahroodi<sup>§</sup> Hasan Hassan<sup>§</sup> Minesh Patel<sup>§</sup> A. Giray Yağlıkçı<sup>§</sup> Lois Orosa<sup>§</sup> Jisung Park<sup>§</sup> Onur Mutlu<sup>§</sup> <sup>§</sup>ETH Zürich <sup>†</sup>ShanghaiTech University

# CLR-DRAM: Capacity-Latency Reconfigurable DRAM [ISCA 2020]

## **CLR-DRAM:** A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-off

Haocong Luo Taha Shahroodi Hasan Hassan Minesh Patel A. Giray Yaglıkçı Lois Orosa Jisung Park Onur Mutlu








#### **Motivation & Goal**

- Workloads and systems have varying main memory capacity and latency demands.
- Existing commodity DRAM makes static capacity-latency trade-off at design time.
- Systems miss opportunities to improve performance by adapting to changes in main memory capacity and latency demands.
- <u>Goal</u>: Design a low-cost DRAM architecture that can be dynamically configured to have high capacity or low latency at a fine granularity (i.e., at the granularity of a row).




470

## CLR-DRAM (<u>Capacity-Latency-Reconfigurable DRAM</u>)

- CLR-DRAM (Capacity-Latency-Reconfigurable DRAM):
  - A low cost DRAM architecture that enables a single DRAM row to *dynamically* switch between **max-capacity mode** or **high-performance mode**.

#### • Key Idea:


*Dynamically* configure the connections between DRAM cells and sense amplifiers in the density-optimized open-bitline architecture.




471

## CLR-DRAM (<u>Capacity-Latency-Reconfigurable DRAM</u>)

• Max-capacity mode



*mimics the cell-to-SA connections as in the open-bitline architecture*  • High-performance mode



The same storage capacity as the conventional open-bitline architecture


## SAFARI

Reduced latency and refresh overhead via coupled cell/SA operation

## **Key Results**

#### • DRAM Latency Reduction:

- Activation latency (tRCD) by 60.1%
- Restoration latency (tRAS) by 64.2%
- Precharge latency (**tRP**) by **46.4%**
- Write-recovery latency (tWR) by 35.2%



#### <u>System-level Benefits</u>:

- Performance improvement: **18.6%**
- DRAM energy reduction: **29.7%**
- DRAM refresh energy reduction: **66.1%**

We hope that CLR-DRAM can be exploited to develop more flexible systems that can adapt to the diverse and changing DRAM capacity and latency demands of workloads.

## SAFARI

## More on CLR-DRAM

Haocong Luo, Taha Shahroodi, Hasan Hassan, Minesh Patel, A. Giray Yaglikci, Lois Orosa, Jisung Park, and Onur Mutlu,
 "CLR-DRAM: A Low-Cost DRAM Architecture Enabling
 Dynamic Capacity-Latency Trade-Off"
 Proceedings of the <u>47th International Symposium on Computer</u>
 <u>Architecture</u> (ISCA), Valencia, Spain, June 2020.
 [Slides (pptx) (pdf)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Lightning Talk Video (3 minutes)]

## CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off

Haocong Luo<sup>§†</sup> Taha Shahroodi<sup>§</sup> Hasan Hassan<sup>§</sup> Minesh Patel<sup>§</sup> A. Giray Yağlıkçı<sup>§</sup> Lois Orosa<sup>§</sup> Jisung Park<sup>§</sup> Onur Mutlu<sup>§</sup> <sup>§</sup>ETH Zürich <sup>†</sup>ShanghaiTech University

# Reducing Refresh Latency

 Anup Das, Hasan Hassan, and Onur Mutlu, "VRL-DRAM: Improving DRAM Performance via Variable Refresh Latency" Proceedings of the <u>55th Design Automation</u> <u>Conference</u> (DAC), San Francisco, CA, USA, June 2018.

## VRL-DRAM: Improving DRAM Performance via Variable Refresh Latency

Anup Das Drexel University Philadelphia, PA, USA anup.das@drexel.edu Hasan Hassan ETH Zürich Zürich, Switzerland hhasan@ethz.ch Onur Mutlu ETH Zürich Zürich, Switzerland omutlu@gmail.com

#### SAFARI

# Parallelizing Refreshes and Accesses

 Kevin Chang, Donghyuk Lee, Zeshan Chishti, Alaa Alameldeen, Chris Wilkerson, Yoongu Kim, and Onur Mutlu,
 "Improving DRAM Performance by Parallelizing Refreshes with Accesses"
 Proceedings of the <u>20th International Symposium on High-Performance</u> Computer Architecture (HPCA), Orlando, FL, February 2014.

[Summary] [Slides (pptx) (pdf)]

## Reducing Performance Impact of DRAM Refresh by Parallelizing Refreshes with Accesses

Kevin Kai-Wei Chang Donghyuk Lee Zeshan Chishti† Alaa R. Alameldeen† Chris Wilkerson† Yoongu Kim Onur Mutlu Carnegie Mellon University †Intel Labs

# Eliminating Refreshes

 Jamie Liu, Ben Jaiyen, Richard Veras, and Onur Mutlu, "RAIDR: Retention-Aware Intelligent DRAM Refresh" Proceedings of the <u>39th International Symposium on</u> <u>Computer Architecture</u> (ISCA), Portland, OR, June 2012. <u>Slides (pdf)</u>

## **RAIDR: Retention-Aware Intelligent DRAM Refresh**

Jamie Liu Ben Jaiyen Richard Veras Onur Mutlu Carnegie Mellon University

## Analysis of Latency-Voltage in DRAM Chips

 Kevin Chang, A. Giray Yaglikci, Saugata Ghose, Aditya Agrawal, Niladrish Chatterjee, Abhijith Kashyap, Donghyuk Lee, Mike O'Connor, Hasan Hassan, and Onur Mutlu,
 <u>"Understanding Reduced-Voltage Operation in Modern DRAM</u> <u>Devices: Experimental Characterization, Analysis, and</u> <u>Mechanisms"</u> *Proceedings of the <u>ACM International Conference on Measurement and</u> <u>Modeling of Computer Systems</u> (SIGMETRICS), Urbana-Champaign, IL, USA, June 2017.* 

## Understanding Reduced-Voltage Operation in Modern DRAM Chips: Characterization, Analysis, and Mechanisms

Kevin K. Chang<sup>†</sup> Abdullah Giray Yağlıkçı<sup>†</sup> Saugata Ghose<sup>†</sup> Aditya Agrawal<sup>¶</sup> Niladrish Chatterjee<sup>¶</sup> Abhijith Kashyap<sup>†</sup> Donghyuk Lee<sup>¶</sup> Mike O'Connor<sup>¶,‡</sup> Hasan Hassan<sup>§</sup> Onur Mutlu<sup>§,†</sup>

<sup>†</sup>Carnegie Mellon University <sup>¶</sup>NVIDIA <sup>‡</sup>The University of Texas at Austin <sup>§</sup>ETH Zürich

# VAMPIRE DRAM Power Model

 Saugata Ghose, A. Giray Yaglikci, Raghav Gupta, Donghyuk Lee, Kais Kudrolli, William X. Liu, Hasan Hassan, Kevin K. Chang, Niladrish Chatterjee, Aditya Agrawal, Mike O'Connor, and Onur Mutlu,

"What Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study"

Proceedings of the <u>ACM International Conference on Measurement and Modeling of</u> Computer Systems (**SIGMETRICS**), Irvine, CA, USA, June 2018.

[Abstract]

[POMACS Journal Version (same content, different format)]

Slides (pptx) (pdf)

[VAMPIRE DRAM Power Model]

## What Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study

Saugata Ghose<sup>†</sup> Abdullah Giray Yağlıkçı<sup>‡†</sup> Raghav Gupta<sup>†</sup> Donghyuk Lee<sup>§</sup> Kais Kudrolli<sup>†</sup> William X. Liu<sup>†</sup> Hasan Hassan<sup>‡</sup> Kevin K. Chang<sup>†</sup> Niladrish Chatterjee<sup>§</sup> Aditya Agrawal<sup>§</sup> Mike O'Connor<sup>§¶</sup> Onur Mutlu<sup>‡†</sup> <sup>†</sup>Carnegie Mellon University <sup>‡</sup>ETH Zürich <sup>§</sup>NVIDIA <sup>¶</sup>University of Texas at Austin



# We Can Reduce Memory Latency with Change of Mindset





# Main Memory Needs Intelligent Controllers to Reduce Latency

