



Enzian: a Research Computer


Timothy Roscoe, David Cock
Systems Group
ETH Zurich Department of Computer Science



What This Talk is About

- The challenge of *relevant* academic *systems software research* in an age of custom and reconfigurable hardware.
- Our response:
build a computer *designed for academic research*
- A variety of use-cases
- Methodological issues and wider ramifications


Typical Rack-Scale Architecture (in research, at least)



Q. Message latency in this network?


A. $\sim 0.7\mu\text{s}$, or ~ 10 LLC misses.
 \Rightarrow need to think of this as ***one big machine***

But it's not typical!




SQL In Silicon: Behind The Scenes

Equivalent of 32 Extra Cores Plus 64 Extra Decompress Cores



The Challenge for Systems Software Research



Challenges

Challenge 1: *Getting the hardware*

- Often developed by *aaS companies
- Fear of support costs

Challenge 2: *Getting the documentation*


- Documentation non-existent or proprietary
- Lending is legally easier than releasing documentation

Challenge 3: *The big decisions have already been made*

- Custom hardware is built with an application and mode of use already in mind
- Hardware probably never tested outside a narrow envelope



Enzian v2



Enzian v2



ENZIAN


David Cock, Systems Group
Department of Computer Science
ETH Zurich

Enzian v2





ENZIAN

David Cock, Systems Group
Department of Computer Science
ETH Zurich



Enzian v3 (2018, Design Contract Awarded)








ENZIAN

RESEARCH APPLICATIONS (THAT WE'VE THOUGHT OF)


Accelerator Design



The Next NetFPGA



Remote Memory



POSSIBLE IMPLICATIONS

Claiming Validity

1. This *is* the platform
 - Why is this platform a valid design point?
 - How to meaningfully compare with others?

2. Emulating a *possible new* platform design
 - What would this mean if built from scratch?
 - What is the cost/benefit?

Methodological Questions

- **Application** use-cases, e.g:
 - NFV applications & control/data plane design
 - Database design exploiting hardware accelerators
- **Systems** use-cases, e.g.:
 - Accelerator interface design
 - OS support for closely-coupled FPGAs

Higher Goal: Research Amplification

- Seed the research community
 - Remove major barrier to innovation in academia
- Precedents:
 - PlanetLab
 - Berkeley Unix
 - NetFPGA
 - Intel's DPDK
 - ...




Summary: COTS Hardware is Unrealistic

- All the product action uses **custom** hardware
- Vendors can build almost **anything**
- What to build is an **economic** question
 - ⇒ not something we can answer
- We need **overengineered research platforms**
 - Our goal should be to deliver **options** and **techniques**




Questions?

Xilinx Ultrascale+ MPSoC



Evaluation Boards




Can't take full-system approach

Intel HARP Program

IvyTown Xeon + Stratix V FPGA

Accelerating Workloads using Xeon and coherently attached FPGA in-socket



Processor	Intel® Xeon® E5-26xx v2 Processor
FPGA Module	Altera Stratix V
QPI Speed	6.4 GT/s full width
Memory to FPGA Module	2 channels of DDR3 (not used on HARP platform)
Features	Configuration Agent, Caching Agent,, (optional) Memory Controller
Software	Accelerator Abstraction Layer (AAL) runtime, drivers, sample applications