BlockHammer

Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows

Abdullah Giray Yağlıkçı

Minesh Patel Jeremie S. Kim Roknoddin Azizi Ataberk Olgun Lois Orosa Hasan Hassan Jisung Park Konstantinos Kanellopoulos Taha Shahroodi Saugata Ghose^{*} Onur Mutlu





Executive Summary

- **Motivation**: RowHammer is a worsening DRAM reliability and security problem
- **<u>Problem</u>**: Mitigation mechanisms have limited support for current/future chips
 - Scalability with worsening RowHammer vulnerability
 - Compatibility with commodity DRAM chips
- <u>Goal</u>: Efficiently and scalably prevent RowHammer bit-flips without knowledge of or modifications to DRAM internals
- <u>Key Idea</u>: Selectively throttle memory accesses that may cause RowHammer bit-flips
- Mechanism: BlockHammer
 - **Tracks** activation rates of all rows by using area-efficient Bloom filters
 - **Throttles** row activations that could cause RowHammer bit flips
 - Identifies and throttles threads that perform RowHammer attacks
- <u>Scalability with Worsening RowHammer Vulnerability:</u>
 - **Competitive** with state-of-the-art mechanisms **when there is no attack**
 - **Superior** performance and DRAM energy **when a RowHammer attack is present**
- <u>Compatibility with Commodity DRAM Chips:</u>
 - **No proprietary information** of DRAM internals
 - **No modifications** to DRAM circuitry



DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker

AttackThrottler

Evaluation

Conclusion



DRAM and RowHammer Background

Motivation and Goal

BlockHammer


RowBlocker

AttackThrottler

Evaluation

Conclusion

Organizing and Accessing DRAM Cells




A DRAM cell consists of a capacitor and an access transistor

A row needs to be **activated** to access its content



DRAM Refresh




Periodic refresh operations preserve stored data

SAFARI

[Patel+ ISCA'17, Kim+ ISCA'20]

The RowHammer Phenomenon



Repeatedly **opening** (activating) and **closing** (precharging) a DRAM row causes **RowHammer bit flips** in nearby cells **SAFARI** [Kim+ ISCA'20]



DRAM and RowHammer Background

Motivation and Goal

BlockHammer


RowBlocker

AttackThrottler

Evaluation

Conclusion

RowHammer Mitigation Approaches



Two Key Challenges

1 Scalability with worsening RowHammer vulnerability

2 Compatibility with commodity DRAM chips




Scalability

with Worsening RowHammer Vulnerability

- DRAM chips are more vulnerable to RowHammer today
- RowHammer bit-flips occur at much lower activation counts (more than an order of magnitude decrease):
 - 139.2K [Y. Kim+, ISCA 2014]
 - 9.6K [J. S. Kim+, ISCA 2020]
- RowHammer blast radius has increased by 33%:
 - 9 rows [Y. Kim+, ISCA 2014]
 - 12 rows [J. S. Kim+, ISCA 2020]
- In-DRAM mitigation mechanisms are ineffective [Frigo+, S&P 2020]


RowHammer is a more serious problem than ever

Mitigation Approaches with Worsening RowHammer Vulnerability



More aggressively throttles row activations


Mitigation Approaches with Worsening RowHammer Vulnerability



Physical isolation Aggressor Row
 Mitigation mechanisms face the challenge of
 scalability with worsening RowHammer

• Reactive refresh

• Proactive throttling




Two Key Challenges

Scalability with worsening RowHammer vulnerability

2 Compatibility with commodity DRAM chips



Compatibility with Commodity DRAM Chips



Compatibility with Commodity DRAM Chips


Vendors apply in-DRAM mapping for two reasons:

- **Design Optimizations:** By simplifying DRAM circuitry to provide better density, performance, and power
- **Yield Improvement:** By mapping faulty rows and columns to redundant ones
- In-DRAM mapping scheme includes insights into chip design and manufacturing quality

In-DRAM mapping is proprietary information

RowHammer Mitigation Approaches

• Increased refresh rate



Identifying *victim* and *isolation* rows requires *proprietary* knowledge of *in-DRAM mapping*

Our Goal

To prevent RowHammer efficiently and scalably *without* knowledge of or modifications to DRAM internals



DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker

AttackThrottler

Evaluation

Conclusion

BlockHammer Key Idea

Selectively throttle memory accesses that may cause RowHammer bit-flips



BlockHammer Overview of Approach

RowBlocker

- Tracks row activation rates using area-efficient Bloom filters
- Blacklists rows that are activated at a high rate
- Throttles activations targeting a blacklisted row

No row can be activated at a high enough rate to induce bit-flips

AttackThrottler

SAFARI

Identifies threads that perform a RowHammer attack

Reduces memory bandwidth usage of identified threads

Greatly reduces the **performance degradation** and **energy wastage** a RowHammer attack inflicts on a system



DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker


AttackThrottler

Evaluation

Conclusion


RowBlocker

- Modifies the memory request scheduler to throttle row activations
- **Blacklists** rows with a high activation rate and **delays** subsequent activations targeting blacklisted rows




RowBlocker

 Blocks a row activation if the row is **both** blacklisted and recently activated




RowBlocker

• When a row activation is performed, both **RowBlocker-BL** and **RowBlocker-HB** are updated with the row activation information



RowBlocker-BL Blacklisting Logic

• Blacklists a row when the row's activation count in a time window exceeds a threshold




• Employs two counting Bloom filters for area-efficient activation rate tracking



Counting Bloom Filters


- Blacklisting logic counts activations using counting Bloom filters
- A row's activation count
 - can be observed more than it is (false positive)
 - cannot be observed less than it is (no false negative)
- To avoid saturating counters, we use a time-interleaving approach



27


RowBlocker-BL Blacklisting Logic

- Blacklisting logic employs two counting Bloom filters
- A new row activation is inserted in both filters
- Only one filter (active filter) responds to test queries
- The active filter changes at every epoch




RowBlocker-BL Blacklisting Logic

- Blacklisting logic employs two counting Bloom filters
- A new row activation is inserted in both filters
- Only one filter (active filter) responds to test queries
- The active filter changes at every epoch
- Blacklists a row if its activation count reaches the blacklisting threshold (N_{BL})



Limiting the Row Activation Rate


- The activation rate is **RowHammer-safe** if it is smaller than or equal to **RowHammer threshold** (N_{RH}) activations in a **refresh window** (t_{REFW})
- RowBlocker limits the activation count (N_{CBF}) in a CBF's lifetime (t_{CBF}) Activation Rate in a $t_{CBF} \leq N_{RH}$ activations in a refresh window (t_{REFW})



Limiting the Row Activation Rate


- The activation rate is RowHammer-safe if it is smaller than or equal to RowHammer threshold (N_{RH}) activations in a refresh window (t_{REFW})
- RowBlocker limits the activation count (N_{CBF}) in a CBF's lifetime (t_{CBF}) Activation Rate in a $t_{CBF} \leq N_{RH}$ activations in a refresh window (t_{REFW})

RowHammer Safety Constraint



RowBlocker-HB Limiting the Row Activation Rate

• Ensures that all rows experience a RowHammer-safe activation rate




SAFARI

RowBlocker-HB

RowBlocker-HB Delaying Row Activations

• RowBlocker-HB ensures no subsequent blacklisted row activation is performed sooner than t_{Delay}



- RowBlocker-HB implements a history buffer for row activations that can fit in a t_{Delay} time window
- A blacklisted row activation is blocked as long as a valid activation record of the row exists in the history buffer

No row can be activated **at a high enough rate** to induce bit-flips



DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker

AttackThrottler

Evaluation

Conclusion

AttackThrottler

- Tackles a RowHammer attack's performance degradation and energy wastage on a system
- A RowHammer attack intrinsically keeps activating blacklisted rows
- **RowHammer Likelihood Index (RHLI):** Number of activations that target blacklisted rows (normalized to maximum possible activation count)

	→ RHU
0.0 Device condication	1.0 Dowllowmor ottook
Benign application	RowHammer attack
No blacklisted row activations	Blacklisted row activation count
	approaches RowHammer threshold

RHLI is larger when the thread's access pattern is more **similar to a RowHammer attack**

AttackThrottler

• Applies a smaller quota to a thread's in-flight request count as RHLI increases

	→ RHU
Ι	
0.0	1.0
Benign application	RowHammer attack
No blacklisted row activations	Blacklisted row activation count
No quota applied	approaches RowHammer threshold
	No request is allowed

• Reduces a RowHammer attack's memory bandwidth consumption, enabling a larger memory bandwidth for concurrent benign applications

Greatly reduces the **perfomance degradation** and **energy wastage** a RowHammer attack inflicts on a system

• RHLI can also be used as a RowHammer attack indicator by the system software



DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker

AttackThrottler

Evaluation

Conclusion

Evaluation BlockHammer's Hardware Complexity

- We analyze six state-of-the-art mechanisms and BlockHammer
- We calculate **area**, **access energy**, and **static power** consumption^{*}

Mitigation	SRAM	CAM	Area		Access Energy	Static Power
Mechanism	KB	KB	mm ²	%CPU	pJ	mW
BlockHammer	51.48	1.73	0.14	0.06	20.30	22.27
🔀 PARA [73]	-	-	< 0.01	-	-	-
🗞 ProHIT [137]	-	0.22	< 0.01	< 0.01	3.67	0.14
MRLoc [161] ∼ CBT [132]	-	0.47	< 0.01	< 0.01	4.44	0.21
S ² CBT [132]	16.00	8.50	0.20	0.08	9.13	35.55
TWiCe [84]	23.10	14.02	0.15	0.06	7.99	21.28
Graphene [113]	-	5.22	0.04	0.02	40.67	3.11

BlockHammer is **low cost** and **competitive** with state-of-the-art mechanisms

*Assuming a high-end 28-core Intel Xeon processor system with 4-channel single-rank DDR4 DIMMs with a RowHammer threshold (NRH) of 32K

Evaluation BlockHammer's Hardware Complexity

	Mitigation	SRAM	CAM	Are		Access Energy Stati	c Power
	Mechanism	KB	KB	mm ²	%CPU	pJ	mW
32K	BlockHammer	51.48	1.73	0.14	0.06	20.30	22.27
	PARA [73]	-			-	-	
	ProHIT [137]				<0.01 10x	3.6	^{0.1} 10x
	MRLoc [161]	-			<0.01	_{4.4} 5x	0.4
N_{RH}	CBT [132]	16.00			0.08	9.13	35.55
T	TWiCe [84]	23.10			0.06	7.99	21.28
	Graphene [113]	-	5.22	0.04	0.02	40.67	3.11
K	BlockHammer	441.33	55.58	1.57	0.64	99.64	220.99
	PARA [73]	-					
=1,	ProHIT [137]	Х				23x ×	Х
<i>ΞΗΣ</i>	MRLoc [161]	Х			X	X	X
N_{RH}	CBT [132]	512.00		3.95 2	0x 1.60	127.93 15 x	535.50
	TWiCe [84]	738.32		5.17 3	5x 2.10	<u>124.79</u> 30x	631.98
	Graphene [113]	-		1.14 <mark>2</mark>	<mark>3x</mark> 0.46	917.55 30x	93.96

BlockHammer's hardware complexity scales more efficiently than state-of-the-art mechanisms

Evaluation Performance and DRAM Energy


- Cycle-level simulations using **Ramulator** and **DRAMPower**
- System Configuration:

3.2 GHz, {1,8} core, 4-wide issue, 128-entry instr. window
64-byte cacheline, 8-way set-associative, {2,16} MB
FR-FCFS
Minimalistic Open Pages
DDR4 1 channel, 1 rank, 4 bank group, 4 banks per bank group 32K

- Single-Core Benign Workloads:
 - 22 SPEC CPU 2006
 - 4 YCSB Disk I/O
 - 2 Network Accelerator Traces
 - 2 Bulk Data Copy with Non-Temporal Hint (movnti)
- Randomly Chosen Multiprogrammed Workloads:
 - 125 workloads containing 8 benign applications
 - 125 workloads containing 7 benign applications and 1 RowHammer attack thread

Evaluation Performance and DRAM Energy

• We classify single-core workloads into three categories based on row buffer conflicts per thousand instructions




• No application's row activation count exceeds BlockHammer's blacklisting threshold (N_{BL})

BlockHammer does not incur **performance** or **DRAM energy** overheads for single-core benign applications


Evaluation Performance and DRAM Energy

- System throughput (weighted speedup)
- Job turnaround time (harmonic speedup)

- Unfairness (maximum slowdown)
- DRAM energy consumption



BlockHammer introduces very low performance (<0.5%) and DRAM energy (<0.4%) overheads




BlockHammer **significantly increases** benign application performance (by 45% on average) and **reduces** DRAM energy consumption (by 29% on average)


Evaluation

Scaling with RowHammer Vulnerability

- System throughput (weighted speedup)
- Job turnaround time (harmonic speedup)
- Unfairness (maximum slowdown)
- DRAM energy consumption



BlockHammer's performance and energy overheads remain negligible (<0.6%)



BlockHammer scalably provides **much higher performance** (71% on average) and **lower energy consumption** (32% on average) than state-of-the-art mechanisms

More in the Paper

- Security Proof
 - Mathematically represent all possible access patterns
 - We show that **no row can be activated high-enough times** to induce bit-flips when BlockHammer is configured correctly
- Addressing Many-Sided Attacks
- Evaluation of **14 mechanisms** representing **four mitigation approaches**
 - Comprehensive Protection
 - Compatibility with Commodity DRAM Chips
 - Scalability with RowHammer Vulnerability
 - Deterministic Protection

	M Chips cability	S Mechanism	Comprehensive Protection	Compatible w/ Commodity DRAM Chips	Scaling with RowHammer Vulnerability	Deterministic Protection
:	Approach					
	Increased R	efresh Rate [2, 73]			X	
	Physical	CATT [14]	X	×	X	 ✓
	Isolation	GuardION [148]	X	×	X	1
	1801211011	ZebRAM [78]	X	X	×	1
		ANVIL [5]	X	×	X	\checkmark
		PARA [73]		×	×	X
		PRoHIT [137]	\checkmark	X	×	× × ×
Reactive Refresh		MRLoc [161]	1	×	X	X
	Refresh	CBT [132]	1	X	X	1
		TWiCe [84]	1	X	×	1
		Graphene [113]	1	X	1	1
-	Proactive	Naive Thrott. [102]	 ✓ 	 Image: A second s	X	√
		Thrott. Supp. [40]	1	X	×	1
	Throttling	BlockHammer		1	1	\checkmark



DRAM and RowHammer Background

Motivation and Goal

BlockHammer

RowBlocker

AttackThrottler

Evaluation

Conclusion

Conclusion

- **Motivation**: RowHammer is a worsening DRAM reliability and security problem
- **<u>Problem</u>**: Mitigation mechanisms have limited support for current/future chips
 - Scalability with worsening RowHammer vulnerability
 - **Compatibility** with commodity DRAM chips
- <u>Goal</u>: Efficiently and scalably prevent RowHammer bit-flips without knowledge of or modifications to DRAM internals
- <u>Key Idea</u>: Selectively throttle memory accesses that may cause RowHammer bit-flips
- <u>Mechanism</u>: BlockHammer
 - **Tracks** activation rates of all rows by using area-efficient Bloom filters
 - **Throttles** row activations that could cause RowHammer bit flips
 - Identifies and throttles threads that perform RowHammer attacks
- **Scalability with Worsening RowHammer Vulnerability:**
 - **Competitive** with state-of-the-art mechanisms **when there is no attack**
 - Superior performance and DRAM energy when a RowHammer attack is present
- <u>Compatibility with Commodity DRAM Chips:</u>
 - **No proprietary information** of DRAM internals
 - **No modifications** to DRAM circuitry

BlockHammer

Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows

Abdullah Giray Yağlıkçı

Minesh Patel Jeremie S. Kim Roknoddin Azizi Ataberk Olgun Lois Orosa Hasan Hassan Jisung Park Konstantinos Kanellopoulos Taha Shahroodi Saugata Ghose^{*} Onur Mutlu






BlockHammer

Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows

Backup Slides

Timing Constraints for DRAM Row Activations

- Timing row activations is critical to meet reliability and power constraints.
- Two timing constraints limit row activation rates.



t_{FAW}: Rolling time window in which at most four rows can be activated in a rank.

BlockHammer Hardware Complexity

- RowBlocker
 - RowBlocker-BL: Implemented per-bank
 - 1K counters in a CBF
 - 4 H3 hash functions
 - RowBlocker-HB: Implemented per-rank
 - 887 entries
- AttackThrottler
 - Two counters per <Bank, Thread> pair.

RowHammer Characteristics

• **RowHammer Threshold (N_{RH}):** The minimum row activation count in a refresh window to induce a RowHammer bit-flip.

• Blast Radius (r_{Blast}):

The maximum physical distance from the aggressor row at which RowHammer bit-flips can be observed.

• Blast Impact Factor (c_i):

Set of coefficients that scale a RowHammer attacks impact on victim rows based on their physical distance to the aggressor row.


Many-Sided Attacks

- N_{RH} : RowHammer threshold for single-sided attack.
- N_{RH}^{*} : Maximum activation count that BlockHammer allows in a refresh window.
- r_{Blast}: Blast radius
- c_i : Blast impact factor
- We configure ${\rm N_{RH}}^{*}$ such that hammering all rows ${\rm N_{RH}}^{*}$ times does not cause bit-flips.

$$2(c_{1} + c_{2} + c_{3} + \dots + c_{r_{Blast}})N_{RH}^{*} = N_{RH}$$
$$2N_{RH}^{*}\sum_{i=1}^{r_{Blast}} c_{i} \le N_{RH}$$


DRAM Organization

A DRAM bank is hierarchically organized into subarrays



Columns of cells in subarrays share a **local bitline** Rows of cells in a subarray share a **wordline SAFARI**

DRAM Operation




DRAM Command Sequence





Each cell encodes information in **leaky** capacitors



55

Security Analysis

Epoch Type	N _{ep-1}	N _{ep}	N _{epmax}
T_0		$N_{ep} < N_{BL}^*$	$N_{BL}^* - 1$
T_1	$< N_{BL}$	$N_{BL}^* \leq N_{ep} < N_{BL}$	$N_{BL}-1$
T_2		$N_{ep} \ge N_{BL}$	$t_{ep}/t_{Delay} - (1 - t_{RC}/t_{Delay})N_{BL}^*$
T_3	$\geq N_{BL}$	$N_{ep} < N_{BL}$	$N_{BL}-1$
<i>T</i> _4	$\geq IVBL$	$N_{ep} \ge N_{BL}$	t_{ep}/t_{Delay}

Table 2: Five possible epoch types that span all possible memory access patterns, defined by the number of row activations the aggressor row can receive in the previous epoch (N_{ep-1}) and in the current epoch (N_{ep}) . N_{epmax} shows the maximum value of N_{ep} .

(1)
$$N_{RH} \leq \sum (n_i \times N_{ep_{max}}), \quad t_{REFW} \geq t_{ep} \times \sum n_i$$

(2) $n_{0,1,2} \leq n_0 + n_1 + n_3; \quad n_{3,4} \leq n_2 + n_4;$
(3) $\forall n_i \geq 0$

Table 3: Necessary constraints of a successful attack.

No permutation of epochs can satisfy the necessary constraints of a successful attack