# DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

#### Geraldo F. Oliveira

Juan Gómez-Luna Lois Orosa Saugata Ghose

Nandita Vijaykumar Ivan Fernandez Mohammad Sadrosadati

Onur Mutlu

# SAFARI











## **Executive Summary**

- <u>Problem</u>: Data movement is a major bottleneck is modern systems.
   However, it is <u>unclear</u> how to identify:
  - **different sources** of data movement bottlenecks
  - the **most suitable** mitigation technique (e.g., caching, prefetching, near-data processing) for a given data movement bottleneck

#### • Goals:

- 1. Design a methodology to **identify** sources of data movement bottlenecks
- 2. **Compare** compute- and memory-centric data movement mitigation techniques
- <u>Key Approach</u>: Perform a large-scale application characterization to identify **key metrics** that reveal the sources to data movement bottlenecks

#### Key Contributions:

- **Experimental characterization** of 77K functions across 345 applications
- A **methodology** to characterize applications based on data movement bottlenecks and their relation with different data movement mitigation techniques
- **DAMOV:** a **benchmark suite** with **144 functions** for data movement studies
- **Four case-studies** to highlight DAMOV's applicability to open research problems



#### Outline


- 1. Data Movement Bottlenecks
- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies

#### **Outline**

# 1. Data Movement Bottlenecks

- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies


# Data Movement Bottlenecks (1/2)



#### Data movement bottlenecks happen because of:


- Not enough data **locality** → ineffective use of the cache hierarchy
- Not enough memory bandwidth
- High average **memory access time**

# Data Movement Bottlenecks (2/2)



SAFARI

# Near-Data Processing (1/2)




#### The goal of Near-Data Processing (NDP) is to mitigate data movement Memory-Centric Architecture

- Abundant DRAM bandwidth

...


access time



SAFARI

# Near-Data Processing (2/2)


#### **UPMEM (2019)**



Near-DRAM-banks processing for general-purpose computing

0.9 TOPS compute throughput<sup>1</sup>

#### Samsung FIMDRAM (2021)




Near-DRAM-banks processing for neural networks

**1.2 TFLOPS compute throughput**<sup>2</sup>

# The goal of Near-Data Processing (NDP) is to mitigate data movement



# When to Employ Near-Data Processing?




- [1] Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing," ISCA, 2015
- [2] Boroumand+, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks," ASPLOS, 2018
- [3] Cali+, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis," MICRO, 2020
- [4] Kim+, "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies," BMC Genomics, 2018
- [5] Boroumand+, "Polynesia: Enabling Effective Hybrid Transactional/Analytical Databases with Specialized Hardware/Software Co-Design," arXiv:2103.00798 [cs.AR], 2021


[6] Fernandez+, "NATSA: A Near-Data Processing Accelerator for Time Series Analysis," ICCD, 2020

# **Identifying Memory Bottlenecks**


- Multiple approaches to identify applications that:
  - suffer from data movement bottlenecks
  - take advantage of NDP
- Existing approaches are not comprehensive enough




 Roofline model → identifies when an application is bounded by compute or memory units



 Roofline model → identifies when an application is bounded by compute or memory units



 Roofline model → identifies when an application is bounded by compute or memory units







 Roofline model → identifies when an application is bounded by compute or memory units




Roofline model **does not accurately account** for the **NDP suitability** of memory-bound applications



- Application with a last-level cache MPKI > 10
  - → memory intensive and benefits from NDP




- Application with a last-level cache MPKI > 10
  - → memory intensive and benefits from NDP



- Application with a last-level cache MPKI > 10
   → memory intensive and benefits from NDP


# LLC MPKI **does not accurately account** for the **NDP suitability** of memory-bound applications



16

# **Identifying Memory Bottlenecks**

- Multiple approaches to identify applications that:
  - suffer from data movement bottlenecks
  - take advantage of NDP
- Existing approaches are not comprehensive enough



#### The Problem

- Multiple approaches to identify applications that:
  - suffer from data movement bottlenecks
  - take advantage of NDP

No available methodology can comprehensively:

- identify data movement bottlenecks
- correlate them with the most suitable data movement mitigation mechanism





#### **Our Goal**

- Our Goal: develop a methodology to:
  - methodically identify sources of data movement bottlenecks
  - comprehensively compare compute- and memorycentric data movement mitigation techniques

#### **Outline**

1. Data Movement Bottlenecks

# 2. Methodology Overview

- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies

# **Key Approach**

- New workload characterization methodology to analyze:
  - data movement bottlenecks
  - suitability of different data movement mitigation mechanisms
- Two main profiling strategies:


#### **Architecture-independent profiling:**

characterizes the memory behavior independently of the underlying hardware


#### **Architecture-dependent profiling:**


evaluates the impact of the system configuration on the memory behavior

# **Methodology Overview**




# **Methodology Overview**





# **Step 1: Application Profiling**

Goal: Identify application functions that suffer from data movement bottlenecks




Hardware Profiling Tool: Intel VTune



**MemoryBound:** 

CPU is stalled due to load/store


# **Methodology Overview**





# Step 2: Locality-Based Clustering

Goal: analyze application's memory characteristics

#### Spatial Locality<sup>7</sup>








Stride Profile Histogram

**Low spatial locality** 

# Step 2: Locality-Based Clustering


· Goal: analyze application's memory characteristics

#### Spatial Locality<sup>7</sup>









**High spatial locality** 

#### Temporal Locality<sup>7</sup>


**Memory Trace** 








reuse profile(4)+= 1




Low temporal locality




**High temporal locality** 



# **Methodology Overview**





# Step 3: Memory Bottleneck Classification (1/2)

#### **Arithmetic Intensity (AI)**

- floating-point/arithmetic operations per L1 cache lines accessed
  - → shows computational intensity per memory request

#### LLC Misses-per-Kilo-Instructions (MPKI)


- LLC misses per one thousand instructions
  - → shows memory intensity

#### **Last-to-First Miss Ratio (LFMR)**

- LLC misses per L1 misses
- → shows if an application benefits from L2/L3 caches

## **Step 3: Memory Bottleneck Classification (2/2)**

 Goal: identify the specific sources of data movement bottlenecks



- Scalability Analysis:
  - 1, 4, 16, 64, and 256 out-of-order/in-order host and NDP CPU cores
  - 3D-stacked memory as main memory




#### **Outline**

- 1. Data Movement Bottlenecks
- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies


# **Step 1: Application Profiling**

- We analyze 345 applications from distinct domains:
- Graph Processing
- Deep Neural Networks
- Physics
- High-Performance Computing
- Genomics
- Machine Learning
- Databases
- Data Reorganization
- Image Processing
- Map-Reduce
- Benchmarking
- Linear Algebra



# **Memory Bound Functions**

- We analyze 345 applications from distinct domains
- Selection criteria: clock cycles > 3% and Memory Bound > 30%



- We find 144 functions from a total of 77K functions and select:
  - 44 functions → apply steps 2 and 3
  - 100 functions → validation


#### **Outline**

- 1. Data Movement Bottlenecks
- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies

# **Step 2: Locality-Based Clustering**

We use K-means to cluster the applications across both **spatial and temporal locality**, forming two groups

- 1. Low locality applications (in orange)
- 2. High locality applications (in blue)





# Step 2: Locality-Based Clustering

We use K-means to cluster the applications across both




### The closer a function is to the bottom-left corner

→ less likely it is to **take advantage** of a deep cache hierarchy


applications (in orange)


2. High locality applications (in blue)





### **Outline**

- 1. Data Movement Bottlenecks
- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies









# Class 1a: DRAM Bandwidth Bound (1/2)

- High MPKI → high memory pressure
- Host scales well until bandwidth saturates


Temp. Loc: low


LFMR: high

MPKI: high

AI: low

NDP scales without saturating alongside attained bandwidth





DRAM bandwidth bound applications:

NDP does better because of the higher internal DRAM bandwidth

# Class 1a: DRAM Bandwidth Bound (2/2)

- High LFMR → L2 and L3 caches are inefficient
- Host's energy consumption is dominated by cache look-ups and off-chip data transfers


Temp. Loc: low

LFMR: high

MPKI: high


AI: low

- NDP provides **large system energy reduction** since it does not access L2, L3, and off-chip links



DRAM bandwidth bound applications:

NDP does better because it eliminates off-chip I/O traffic



44

# Class 1b: DRAM Latency Bound

- High LFMR → L2 and L3 caches are inefficient
- Host scales well but NDP performance is always higher


Temp. Loc: low

LFMR: high

MPKI: low


AI: low

NDP performs better than host because of its lower memory access latency



### DRAM latency bound applications:

host performance is hurt by the cache hierarchy and off-chip link




## Class 1c: L1/L2 Cache Capacity

- Decreasing LFMR → L2/L3 caches turn efficient
- NDP scales better than the host at low core counts
- Temp. Loc: low

  LFMR: decreasing


  MPKI: low

  AI: low
- Host scales better than NDP at high core counts
- Host performs better than NDP at high core counts since it reduces memory access latency via data caching



L1/L2 cache capacity bottlenecked applications:

NDP is higher performance when the aggregated cache size is small




### Class 2a: L3 Cache Contention

- Increasing LFMR → L2/L3 caches turn inefficient
- Host scales better than the NDP at low core counts
- NDP scales better than host at high core counts
- Temp. Loc: high


  LFMR: increasing

  MPKI: low

  AI: low
- NDP performs better than host at high core counts since it reduces memory access latency



L3 cache contention bottlenecked applications: at high core counts, applications turn into DRAM latency-bound




## Class 2b: L1 Cache Capacity

- Low LFMR, MPKI; high temporal locality → efficient L2/L3 caches, low memory intensity
- Low AI  $\rightarrow$  few operations per byte

16

Number of Cores

Host and NDP performance are similar



L1 cache capacity bottlenecked applications: NDP can be used to reduce the host overall SRAM area

256

64

1

256

64

Temp. Loc: high

LFMR: low

MPKI: low


AI: low

| Host | NDP | Host | NDP | Host | NDP | Host | NDP |

16

Number of Cores

4



52

## Class 2c: Compute-Bound

Low LFMR, MPKI; high temporal locality
 → efficient L2/L3 caches, low memory intensity


Temp. Loc: high

LFMR: low

MPKI: low


AI: high


- High AI → many operations per byte
- Host performs better than NDP because computation dominates execution time



### **Compute-bound applications:**


benefit highly from cache hierarchy; NDP is *not* a good fit





## **Methodology Validation**

- Goal: evaluate the accuracy of our workload characterization methodically on a large set of functions
- Two-phase validation:



### High accuracy:

our methodology accurately classifies 97% of functions into one of the six memory bottleneck classes

# More in the Paper

- Effect of the last-level cache size
  - Large L3 cache size (e.g., 512 MB) can mitigate some cache contention issues

- Summary of our workload characterization methodology
  - Including workload characterization using in-order host/NDP cores

Limitations of our methodology

Benchmark diversity

## More in the Paper

- Effect of the last-level cache size
  - Large L3 cache size (e.g., 512 MB) can mitigate some cache

# DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

GERALDO F. OLIVEIRA<sup>1</sup>, JUAN GÓMEZ-LUNA<sup>1</sup>, LOIS OROSA<sup>1</sup>, SAUGATA GHOSE<sup>2</sup>, NANDITA VIJAYKUMAR<sup>3</sup>, IVAN FERNANDEZ<sup>1,4</sup>, MOHAMMAD SADROSADATI<sup>1</sup>, and ONUR MUTLU<sup>1</sup>

1ETH Zürich, Switzerland

<sup>2</sup>University of Illinois Urbana-Champaign, USA

3University of Toronto, Canada

4University of Malaga, Spain

Corresponding author: Geraldo F. Oliveira (e-mail: geraldod@inf.ethz.ch).

Benchmark diversity





### Outline

- 1. Data Movement Bottlenecks
- 2. Methodology Overview
- 3. Application Profiling
- 4. Locality-Based Clustering
- 5. Memory Bottleneck Analysis
- 6. Case Studies

### **Case Studies**

- Many open questions related to NDP system designs<sup>8</sup>:
  - Interconnects
  - Data mapping and allocation
  - NDP core design (accelerators, general-purpose cores)
  - Offloading granularity
  - Programmability
  - Coherence
  - System integration

- ...

Goal: demonstrate how DAMOV is useful to study NDP system designs

[8] Mutlu+, "A Modern Primer on Processing in Memory," Emerging Computing: From Devices to Systems - Looking Beyond Moore and Von Neumann, 2021



### **Case Studies**

**Load Balance and Inter-Vault Communication on NDP** 

NDP Accelerators and Our Methodology

**Different Core Models on NDP Architectures** 

# Case Studies (1/4)

#### Load Balance and Inter-Vault Communication on NDP

portion of the memory requests an NDP core issues go to remote vaults

→ increases the memory access latency for the NDP core

NDP Accelerators and Our Methodology

**Different Core Models on NDP Architectures** 

# Case Studies (2/4)

**Load Balance and Inter-Vault Communication on NDP** 

### NDP Accelerators and Our Methodology

NDP accelerator is faster than compute-centric accelerator for Class 1a and 1b applications; slower for Class 2c

→ key observations hold for other NDP architectures

Different Core Models on NDP Architectures

# Case Studies (3/4)

**Load Balance and Inter-Vault Communication on NDP** 

NDP Accelerators and Our Methodology

#### **Different Core Models on NDP Architectures**

using in-order cores limits performance of some applications

→ static instruction scheduling cannot exploit memory parallelism

## Case Studies (4/4)

**Load Balance and Inter-Vault Communication on NDP** 

NDP Accelerators and Our Methodology

**Different Core Models on NDP Architectures** 

### **Fine-Grained NDP Offloading**

few basic blocks are responsible for most of LLC misses

→ offloading such basic blocks to NDP are enough to improve performance

### **Case Studies**

#### **Load Balance and Inter-Vault Communication on NDP**

portion of the memory requests an NDP core issues go to remote vaults

→ increases the memory access latency for the NDP core

### NDP Accelerators and Our Methodology

NDP accelerator is faster than compute-centric accelerator for Class 1a and 1b applications; slower for Class 2c

→ key observations hold for other NDP architectures

#### **Different Core Models on NDP Architectures**

using in-order cores limits performance of some applications

→ static instruction scheduling cannot exploit memory parallelism

### **Fine-Grained NDP Offloading**

few basic blocks are responsible for most of LLC misses

→ offloading such basic blocks to NDP are enough to improve performance

### **Case Studies**

**Load Balance and Inter-Vault Communication on NDP** 

### NDP Accelerators and Our Methodology


NDP accelerator is faster than compute-centric accelerator for Class 1a and 1b applications; slower for Class 2c


→ key observations hold for other NDP architectures

**Different Core Models on NDP Architectures** 

### NDP Accelerators and Our Methodology

Goal: evaluate compute-centric versus NDP accelerators





[9] Shao+, "Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures," in ISCA, 2014




## NDP Accelerators and Our Methodology

Goal: evaluate compute-centric versus NDP accelerators



The performance of NDP accelerators are in line with the characteristics of the memory bottleneck classes:

our memory bottleneck classification can be applied to study other types of system configurations



[9] Shao+, "Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized



### **Case Studies**

#### **Load Balance and Inter-Vault Communication on NDP**

portion of the memory requests an NDP core issues go to remote vaults

→ increases the memory access latency for the NDP core

### NDP Accelerators and Our Methodology

NDP accelerator is faster than compute-centric accelerator for Class 1a and 1b applications; slower for Class 2c

**→** key observations hold for other NDP architectures

#### **Different Core Models on NDP Architectures**

using in-order cores limits performance of some applications

→ static instruction scheduling cannot exploit memory parallelism

### **Fine-Grained NDP Offloading**

few basic blocks are responsible for most of LLC misses

→ offloading such basic blocks to NDP are enough to improve performance

### **Case Studies**

#### Load Balance and Inter-Vault Communication on NDP

portion of the memory requests an NDP core issues go to remote vaults

# DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

GERALDO F. OLIVEIRA<sup>1</sup>, JUAN GÓMEZ-LUNA<sup>1</sup>, LOIS OROSA<sup>1</sup>, SAUGATA GHOSE<sup>2</sup>, NANDITA VIJAYKUMAR<sup>3</sup>, IVAN FERNANDEZ<sup>1,4</sup>, MOHAMMAD SADROSADATI<sup>1</sup>, and ONUR MUTLU<sup>1</sup>

Corresponding author: Geraldo F. Oliveira (e-mail: geraldod@inf.ethz.ch).

### Fine-Grained NDP Offloading

few basic blocks are responsible for most of LLC misses

→ offloading such basic blocks to NDP are enough to improve performance

SAFARI

11

<sup>1</sup>ETH Zürich Switzerland


<sup>&</sup>lt;sup>2</sup>University of Illinois Urbana-Champaign, USA

<sup>3</sup>University of Toronto, Canada

<sup>4</sup>University of Malaga, Spain

#### DAMOV is Open-Source


We open-source our benchmark suite and our toolchain





#### **DAMOV** is Open-Source

We open-source our benchmark suite and our toolchain



#### **Get DAMOV at:**

#### https://github.com/CMU-SAFARI/DAMOV

#### DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is intended to study new architectures, such as near-data processing.

The DAMOV benchmark suite is the first open-source benchmark suite for main memory data movement-related studies, based on our systematic characterization methodology. This suite consists of 144 functions representing different sources of data movement bottlenecks and can be used as a baseline benchmark set for future data-movement mitigation research. The applications in the DAMOV benchmark suite belong to popular benchmark suites, including BWA, Chai, Darknet, GASE, Hardware Effects, Hashjoin, HPCC, HPCG, Ligra, PARSEC, Parboil, PolyBench, Phoenix, Rodinia, SPLASH-2, STREAM.



#### Conclusion

- <u>Problem</u>: Data movement is a major bottleneck is modern systems.
   However, it is <u>unclear</u> how to identify:
  - **different sources** of data movement bottlenecks
  - the **most suitable** mitigation technique (e.g., caching, prefetching, near-data processing) for a given data movement bottleneck

#### • Goals:

- 1. Design a methodology to **identify** sources of data movement bottlenecks
- 2. **Compare** compute- and memory-centric data movement mitigation techniques
- <u>Key Approach</u>: Perform a large-scale application characterization to identify **key metrics** that reveal the sources to data movement bottlenecks

#### Key Contributions:

- **Experimental characterization** of 77K functions across 345 applications
- A methodology to characterize applications based on data movement bottlenecks and their relation with different data movement mitigation techniques
- **DAMOV:** a **benchmark suite** with **144 functions** for data movement studies
- **Four case-studies** to highlight DAMOV's applicability to open research problems



# DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

#### Geraldo F. Oliveira

Juan Gómez-Luna Lois Orosa Saugata Ghose

Nandita Vijaykumar Ivan Fernandez Mohammad Sadrosadati

Onur Mutlu

## SAFARI











# DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

#### DAMOV Benchmark Suite and DAMOV-SIM Tutorial













Downloading and Installing

Compiling the Workloads

Installing DAMOV-SIM

Generating Configuration Files

Downloading and Installing

Compiling the Workloads

Installing DAMOV-SIM

Generating Configuration Files

## **Downloading and Installing**

• <u>Step 1</u>: Clone DAMOV's GitHub repository

```
$ git clone https://github.com/CMU-SAFARI/DAMOV.git
$ cd DAMOV/
$ ls
get_workloads.sh LICENSE README.md simulator
```

• Step 2: Download the workloads

```
$ ./get_workloads.sh
Downloading DAMOV workloads -- Part 1
Cloning into 'damovworkloadspart1'...
...
bwa chai-cpu Darknet GASE-master hardware-effects hpcc hpcg
ligra multicore-hashjoins-0.1 parboil parsec-3.0 phoenix
PolyBench-ACC rodinia_3.1 STREAM zsim_hooks.h
```

Downloading and Installing

Compiling the Workloads

Installing DAMOV-SIM

Generating Configuration Files

## **Compiling the Workloads**

 Note 1: Each workload might have its own set of dependencies

• Step 3: Compile applications with compile.py

```
$ cd workloads/STREAM/
$ python compile.py
$ ls

stream_add stream.c stream_copy stream_scale stream_triad
compile.py
```

 Note 2: compile.py generates a single binary per memory-bound function

Downloading and Installing

Compiling the Workloads

Installing DAMOV-SIM

Generating Configuration Files

#### **Installing DAMOV-SIM**

• <u>Step 4</u>: Install DAMOV-SIM

```
$ cd simulator/
$ sudo ./scripts/setup.sh
$ ./scripts/compile.sh
...
scons: done building targets.
```

To execute a simulation:

```
$ ./build/opt/zsim configuration_file
```



Downloading and Installing

Compiling the Workloads

Installing DAMOV-SIM

Generating Configuration Files

## Generating Configuration Files (1/4)

- DAMOV-SIM simulates different system configurations
  - *Host:* a host CPU with private L1/L2 and shared L3 caches → **fixed LLC size**
  - *Host with prefetcher:* same as *Host* with a stream prefetcher
  - Host NUCA: a host CPU with private L1/L2 and shared L3 caches organized in a 2D mesh network → LLC size increases as a factor of the core count
  - *NDP:* an NDP system with private L1 cache
- We provide template configuration files under simulator/templates

	in-order	out-out-order	accelerator		
Host	template_host_inorder.cfg	template_host_ooo.cfg	template_host_accelera tor.cfg		
Host with prefetcher	template_host_prefetch_inorder.cfg	template_host_prefetch_ooo.cfg	template_host_prefetch _accelerator.cfg		
Host with NUCA	template_host_nuca_inorder.cfg	template_host_nuca.cfg	N/A		
NDP	template_pim_inorder.cfg	template_pim_ooo.cfg	template_pim_accelerat or.cfg		

## Generating Configuration Files (2/4)

- <u>Step 5.1</u>: Create a command file
  - Command file format = {benchmark, application, function, binary path, inputs}

```
$ cd simulator/
$ cat command_files/stream_cf

stream Add Add PIM_ROOT/STREAM/stream_add THREADS
stream, Copy, Copy, PIM_ROOT/STREAM/stream_copy THREADS
stream, Scale, Scale, PIM_ROOT/STREAM/stream_scale THREADS
stream, Triad, Triad, PIM_ROOT/STREAM/stream_triad THREADS
```

## Generating Configuration Files (3/4)

• <u>Step 5.2</u>: Generate configuration files using generate\_config\_files.py

```
$ python scripts/generate config files.py command files/stream cfg
$ ls config files/
host accelerator host inorder host ooo pim accelerator
pim inorder pim ooo
$ ls config files/host ooo/
no prefetch prefetch
$ ls config files/host ooo/no prefetch/
stream
$ ls config files/host ooo/no prefetch/stream
1 16 256 4 64
$ ls config files/host ooo/no prefetch/stream/4/
Add Add.cfg Copy Copy.cfg Scale Scale.cfg Triad Triad.cfg
```



## Generating Configuration Files (4/4)

• <u>Step 5.3</u>: Verify the configuration file

```
cat config files/host ooo/no prefetch/stream/4/Add Add.cfg
// This system is similar to a 6-core, 2.4GHz Westmere with 10
Niagara-like cores attached to the L3
sys = {
    lineSize = 64;
    frequency = 2400;
    cores = {
        core =
            type = "000";
                                      type = {000, Timing, Accelerator}
            cores = 4;
            icache = "l1i";
            dcache = "l1d";
        };
    };
```

## Generating Configuration Files (4/4)

• Step 5.3: Verify the configuration file

```
cat config files/host ooo/no prefetch/stream/4/Add Add.cfg
  caches = {
      11d =
           caches = 4;
                                      Define cache size and organization
           size = 32768;
           array = {
               type = "SetAssoc";
               ways = 8;
           latency = 4;
       };
                                Use Ramulator as the memory controller,
                                     and HMC as the main memory
      11i = \{ ... \};
      12 = \{ ... \};
      13 = \{ \dots \}_{;}
     mem =
          type = "Ramulator";
          ramulatorConfig = "ramulator-configs/HMC-config.cfg";
          iatency = i;
      }; };
```

## Generating Configuration Files (4/4)

• <u>Step 5.3</u>: Verify the configuration file

```
cat config files/host ooo/no prefetch/stream/4/Add Add.cfg
                            pimMode enables host (pimMode = false)
sim =
                              or NDP (pimMode = true) execution
    pimMode = false;
    stats = "zsim stats/host ooo/no prefetch/4/stream Add Add";
    phaseLength = 1000;
    maxOffloadInstrs = 1000000000L;
                                                Simulation termination
    maxTotalInstrs = 1000000000L;
                                                      condition
};
                                        Command that will be simulated
process0 =
    command = "/home/safari/DAMOV/workloads//STREAM/stream add 4";
    startFastForwarded = True;
```

Downloading and Installing

Compiling the Workloads

Installing DAMOV-SIM

Generating Configuration Files

## **Executing a Simulation**

• Step 6: Run STREAM Add in a host CPU with 4 cores

```
$ ./build/opt/zsim config_files/host_ooo/no_prefetch/stream/4/Add_Add.cfg
```

• Step 7: Run STREAM Add in an NDP system with 4 cores

```
$ ./build/opt/zsim config_files/pim_ooo/stream/4/Add_Add.cfg
```

 Current DAMOV-SIM limitation: no support for concurrent execution on host and NDP cores

## **Collecting Statistics (1/2)**

• <u>Step 8.1</u>: Check the statistics stored under zsim stats/

```
$ ls zsim_stats/host_ooo/no_prefetch/4/
stream Add Add.dramRequestsPerPhase stream Add Add.out.cfg
stream_Add_Add.ramulator.stats stream_Add_Add.zsim.out

$ ls zsim_stats/pim_ooo/4/
stream_Add_Add.dramRequestsPerPhase stream_Add_Add.out.cfg
stream_Add_Add.ramulator.stats stream_Add_Add.zsim.out
```

## Collecting Statistics (2/2)

Step 8.2: Filter key metrics to compare host and NDP execution using get\_stats\_per\_app.py

```
$ python scripts/get stats per app.py
zsim stats/host ooo/no prefetch/4/stream Add Add.zsim.out
     ----- Summary -----
Instructions: 1000000939
Cvcles: 450320568
IPC: 2.22064238247
L3 Miss Rate (%): 99.9992276064
L2 Miss Rate (%): 100.0
                                 NDP speedup over CPU
L1 Miss Rate (%): 73.5630799769
L3 MPKI: 23.433444996
                                    = 3.57/2.22 = 1.6x
LFMR: 0.999993129532
$ python scripts/get stats per app.py
zsim stats/pim ooo/4/stream Add Add.zsim.out
      Instructions: 1000005774
Cvcles: 280045288
IPC: 3.57087162988
```

# DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

#### DAMOV Benchmark Suite and DAMOV-SIM Tutorial











