MEMCON Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content

Samira Khan

Chris Wilkerson, Zhe Wang, Alaa Alameldeen, Donghyuk Lee, Onur Mutlu





DRAM scaling is slowing down

DRAM SCALING CHALLENGE



Manufacturing reliable cells at low cost is getting difficult





Manufacturers perform exhaustive testing of DRAM chips
 Chips failing the tests are discarded

VISION: SYSTEM-LEVEL DETECTION AND MITIGATION



BENEFITS OF ONLINE PROFILING



1. Improves yield, reduces cost, enables scaling Vendors can make cells smaller without a strong reliability guarantee

BENEFITS OF ONLINE PROFILING



1. Improves yield, reduces cost, enables scaling Vendors can make cells smaller without a strong reliability guarantee

2. Improves performance and energy efficiency



Large variation in retention time Most cells have high retention time \rightarrow can be refreshed at a lower rate without any failure

Smaller cells will fail to retain data at a lower refresh rate

BENEFITS OF ONLINE PROFILING



Reduce refresh count by using a lower refresh rate, but use higher refresh rate for faulty cells

1. Improves yield, reduces cost, enables scaling Vendors can make cells smaller without a strong reliability guarantee

2. Improves performance and energy efficiency Reduce refresh rate, refresh faulty rows more frequently

In order to enable these benefits, we need to **detect** the failures **at the system level**



Depends on accurately *detecting* DRAM failures

If failures were permanent, a simple boot up test would have worked, *but there are intermittent failures*

DATA-DEPENDENT FAILURE



How can we detect these failures at the system level?

DETECTING DATA-DEPENDENT FAILURES

Testing with specific patterns in neighboring addresses



CHALLENGE IN DETECTION



How to detect *data-dependent failures* when we even do not know which *cells are neighbors*?



PROBLEM: SCRAMBLED ADDRESS MAPPING

MEMCON: DRAM-Internal Independent Detection

CAL'16, MICRO'17

GOAL

KEY IDEA

CHALLENGE

MECHANISM

RESULTS

GOAL: MEMCON



Detect data-dependent failures **without** the knowledge of the DRAM internal address mapping

CURRENT DETECTION MECHANISM

Initial Failure Detection and Mitigation

Execution of Applications

Detection is done with some initial testing isolated from system execution

- 1. Detect and mitigate all failures with every possible content
- 2. Only after that start program execution



18



Initial Failure Detection and Mitigation



Initial Failure Detection and Mitigation









- 1. No initial detection and mitigation
- 2. Start running the application with a high refresh rate
- 3. Detect failures with the current memory content
 - If no failure found, use a low refresh rate

PROBLEM: SCRAMBLED ADDRESS MAPPING

MEMCON: DRAM-Internal Independent Detection

CAL'16, MICRO'17



KEY IDEA

CHALLENGE

MECHANISM

RESULTS



Testing at every write is expensive!!!

MEMCON: COST-BENEFIT ANALYSIS

The cost of testing Extra memory accesses to read and write rows

The benefit of testing If no failure found, can reduce refresh rate

MEMCON: COST-BENEFIT ANALYSIS Frequent testing introduces high cost



Using HI-REF is better when write interval length is short

MEMCON: COST-BENEFIT ANALYSIS The higher the write interval length, the higher is the benefit



Can amortize the cost of testing with long intervals

MEMCON: COST BENEFIT ANALYSIS

What is the write interval that can amortize the cost?



MEMCON: MECHANISM



How do we predict the interval on a write access?

PROBLEM: SCRAMBLED ADDRESS MAPPING

MEMCON: DRAM-Internal Independent Detection

CAL'16, MICRO'17



KEY IDEA

CHALLENGE

MECHANISM

RESULTS



32 seconds of execution on a real machine Profiled with a custom FPGA-based infrastructure



Write intervals follow a Pareto distribution

The longer the elapsed time after a write → The longer the write interval



The longer the CIL → It is expected that the longer the RIL



If the interval is already 1024 ms long, the probability that the remaining interval is greater than 1024 ms is on average 76%

How do we predict the interval on a write access?



WRITE INTERVAL PREDICTION



After a write, wait for a CIL, where P(RIL) > 1024 is high If idle, predict the interval will last more than 1024 ms

PROBLEM: SCRAMBLED ADDRESS MAPPING

MEMCON: DRAM-Internal Independent Detection

CAL'16, MICRO'17



KEY IDEA

CHALLENGE

MECHANISM

RESULTS

MEMCON: REDUCTION IN REFRESH COUNT

UPPER BOUND



71% average reduction in refresh count, very close to the upper bound of 75%

MEMCON: PERFORMANCE IMPROVEMENT DUE TO REDUCTION IN REFRESH COUNT



Refresh reduction leads to significant performance improvement



Goal: MEMCON **detects and mitigates** data-dependent failures **without** the knowledge of the DRAM internal address mapping

Key Idea: Instead of detecting every possible failure, detects failure based on the *current content*

Challenge: Content changes with writes, testing at every write is expensive

Mechanism: Selective testing mechanism based on write interval length

Initiates a test only when can amortize the cost

Results:

Problem:

65%-74%

Reduction in

refresh count

40%-50%

Performance improvement using 32Gb DRAM (1 core)

MEMCON Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content

Samira Khan

Chris Wilkerson, Zhe Wang, Alaa Alameldeen, Donghyuk Lee, Onur Mutlu



DATA-DEPENDENT FAILURE





NUMBER OF FAILING ROWS WITH PROGRAM CONTENT

Tested with program content in real DRAM chips



Program content exhibits significantly less failures

MEMCON: COST-BENEFIT ANALYSIS Cost: Extra memory accesses to read and write rows Benefit: If no failure found, can reduce refresh rate



Initiate a test only when the cost can amortized

MEMCON: **READ AND COMPARE**

Aggressively refreshed before testing



Benefit: If no failure found, can reduce refresh rate

MEMCON: COPY AND COMPARE

Aggressively refreshed before testing



MEMCON: COST-BENEFIT ANALYSIS

Cost: Extra memory accesses to read and write rows while testing Benefit: If no failure found, can reduce refresh rate

1. **READ AND COMPARE**

Read in-test row in the memory controller

2. COPY AND COMPARE

- Copy in-test row in some other region in memory



Only a small fraction of the writes exhibit long intervals

but

51



These long intervals constitute the *majority of the time* spent on write intervals

PREDICTING WRITE INTERVAL Quantum Length = CIL (e.g, 1024 ms)Page X, Page Y Page X, Page Y **One Write** No Write Time Quantum 2 Quantum 3 Quantum 1 Predicted to have a long write interval if Receives a single write in quantum 1 And **no write** in quantum 2

Write Requests

MEMCON: REDUCTION IN REFRESH COUNT

UPPER BOUND



On average 71% reduction in refresh count, very close to the upper bound of 75%