2024 International Symposium on High-Performance Computer Architecture

# MIMDRAM

An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Computing

#### Geraldo F. Oliveira

Ataberk Olgun

Saugata Ghose

**ETH** zürich

A. Giray Yağlıkçı

Juan Gómez-Luna

F. Nisa Bostancı

**Onur Mutlu** 

SAFARI



# **Executive Summary**

**Problem:** Processing-Using-DRAM (PUD) suffers from three issues caused by DRAM's large and rigid access granularity

- <u>Underutilization</u> due to data parallelism variation in (and across) applications
- <u>Limited computation support</u> due to a lack of interconnects
- <u>Challenging programming</u> model due to a lack of compilers

**Goal:** Design a flexible PUD system that overcomes the three limitations caused by DRAM's large and rigid access granularity

Key Mechanism: MIMDRAM, a hardware/software co-design PUD system

- Key idea: leverage fine-grained DRAM for PUD operation
- **HW**: <u>simple changes</u> to the DRAM array, enabling concurrent PUD operations
  - low-cost interconnects at the DRAM peripherals for data reduction
- SW: <u>compiler</u> and <u>OS</u> support to generate and map PUD instructions

#### Key Results: MIMDRAM achieves

- **14.3***x*, **30.6***x*, and **6.8***x* the energy efficiency of state-of-the-art PUD systems, a high-end CPU and GPU, respectively
- Small area cost to a DRAM chip (1.11%) and CPU die (0.6%)

### SAFARI

#### https://github.com/CMU-SAFARI/MIMDRAM

# Outline

1	Introduction & Background		
2	Limitations of PUD Systems		
3	MIMDRAM		
4	Hardware Overview		
5	Software Support		
6	Evaluation		
7	Conclusion		
SAFARI	Introduction & Background Limitations of PUD MIMDRAM Hardware Overview Software Support Evaluation	Conclusion •	3

### Processing-in-Memory: Overview

#### Two main approaches for Processing-in-Memory:

- Processing-<u>Near</u>-Memory: PIM logic is added to the same die as memory of to the logic layer of 3D-stacked memory
- 2 Processing-Using-Memory: uses the operational principles of memory cells to perform computation



### Processing-in-Memory: Overview

#### Two main approaches for Processing-in-Memory:

- **1** Processing-<u>Near</u>-Memory: PIM logic is added to the same die as memory of to the logic layer of 3D-stacked memory
- 2 Processing-Using-Memory: uses the operational principles of memory cells to perform computation



### **Background: DRAM Hierarchical Organization**



sense amplifier



Limitations of PUD .....

MIMDRAM ....

Hardware Overview ....

Software Support Evaluation .... ....

Conclusion •

### **Background:** DRAM Hierarchical Organization



SAFARI

Introduction & Background

Limitations of PUD

MIMDRAM Hard

Hardware Overview

Software Support

Evaluation

Conclusion

.

### **Background:** DRAM Operation – Row Access (ACTIVATE)



SAFARI

Introduction & Background

Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

Evaluation C

•

### **Background:** DRAM Operation – Column Access (READ)



### Background: In-DRAM Row Copy

# In-DRAM row copy is performed by issuing back-to-back ACTIVATES to the DRAM



Seshadri, Vivek, et al. "RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization," in MICRO, 2013



Introduction & Background

Limitations of PUD MIMDRA

MIMDRAM Hardw

Hardware Overvie w So

Software Support

•

Evaluation

....

### Background: In-DRAM Row Copy

# In-DRAM row copy is performed by issuing back-to-back ACTIVATES to the DRAM



Seshadri, Vivek, et al. "RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization," in MICRO, 2013

SAFARI

Introduction & Background

Limitations of PUD MIMDRA

MIMDRAM Ha

Hardware Overview

Software Support

•

Evaluation

....

### **Background:** In-DRAM Majority Operations

In-DRAM majority is performed by simultaneously activating three DRAM rows



Seshadri, Vivek, et al. " Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology," in MICRO, 2017



Introduction & Background

Limitations of PUD

MIMDRAM Hardw

Hardware Overview

Software Support

•

Evaluation

....

Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations



Oliveira, Geraldo F., et al. "SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM," in ASPLOS, 2021



Introduction & Background . . . . . . . .

Limitations of PUD .....

MIMDRAM . . . .

Hardware Overview ....

Software Support ....

.

Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations



Oliveira, Geraldo F., et al. "SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM," in ASPLOS, 2021

SAFAR

Introduction & Background . . . . . . . .

Limitations of PUD .....

MIMDRAM ....

Hardware Overview ....

Software Support ....

Evaluation Conclusion ....

.

Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations



Oliveira, Geraldo F., et al. "SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM," in ASPLOS, 2021



Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations



Oliveira, Geraldo F., et al. "SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM," in ASPLOS, 2021



Introduction & Background

Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

Evaluation

....

Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations



Oliveira, Geraldo F., et al. "SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM," in ASPLOS, 2021



Introduction & Background . . . . . . . .

Limitations of PUD .....

MIMDRAM ....

Hardware Overview ....

Software Support ....

.

....

# Background:

### **Bulk Bitwise Arithmetic Operations**

Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations





Oliveira, Geraldo F., et al. "SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM," in ASPLOS, 2021

SAFAR

Introduction & Background

Limitations of PUD

MIMDRAM Hard

Hardware Overview

Software Support

### **Background: PUD in Commodity Off-the-Shelf DRAM**

#### Commodity off-the-shelf DRAM chips can

perform bulk bitwise operations without hardware modifications

#### **Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis**

İsmail Emir Yüksel Yahya Can Tuğrul Ataberk Olgun F. Nisa Bostancı A. Giray Yağlıkçı Geraldo F. Oliveira Haocong Luo Juan Gómez-Luna Mohammad Sadrosadati Onur Mutlu

#### ETH Zürich

Processing-using-DRAM (PuD) is an emerging paradigm that leverages the analog operational properties of DRAM circuitry to enable massively parallel in-DRAM computation. PuD has the potential to significantly reduce or eliminate costly data movement between processing elements and main memory. A common approach for PuD architectures is to make use of bulk bitwise computation (e.g., AND, OR, NOT). Prior works experimentally demonstrate three-input MAJ (i.e., MAJ3) and two-input AND and OR operations in commercial off-the-shelf (COTS) DRAM chips. Yet, demonstrations on COTS DRAM chips do not provide a functionally complete set of operations (e.g., NAND or AND and NOT).

systems and applications [12, 13]. Processing-using-DRAM (PuD) [29-32] is a promising paradigm that can alleviate the data movement bottleneck. PuD uses the analog operational properties of the DRAM circuitry to enable massively parallel in-DRAM computation. Many prior works [29-53] demonstrate that PuD can greatly reduce or eliminate data movement.

A widely used approach for PuD is to perform bulk bitwise operations, i.e., bitwise operations on large bit vectors. To perform bulk bitwise operations using DRAM, prior works propose modifications to the DRAM circuitry [29-31, 33, 35, 36, 43, 44, 46, 48–58]. Recent works [38, 41, 42, 45] experimentally demonstrate the feasibility of executing data copy & initializa-

### https://arxiv.org/pdf/2402.18736.pdf

Introduction & Background . . . . . . . .

Limitations of PUD .....

MIMDRAM ....

Hardware Overview ....

Software Support Evaluation ....

Conclusion

•

....

# Outline

1	Introduction & Background		
2	Limitations of PUD Systems		
3	MIMDRAM		
4	Hardware Overview		
5	Software Support		
6	Evaluation		
7	Conclusion		
SAFARI	Introduction & Background Limitations of PUD MIMDRAM Hardware Overview Software Support Evaluation	Conclusion •	20

### **Limitations of PUD Systems: Overview**

PUD systems suffer from three sources of inefficiency due to the large and rigid DRAM access granularity

#### **SIMD Underutilization**

- due to data parallelism variation within and across applications
- leads to throughput and energy waste

#### **Limited Computation Support**

- due to a lack of low-cost interconnects across columns
- limits PUD operations to only parallel map constructs

#### Challenging Programming Model

- due to a lack of compiler support for PUD systems
- creates a burden on programmers, limiting PUD adoption

Limitations of PUD . . . . . . . .

MIMDRAM Hardware Overview

. . . .

....

### Limitations of PUD Systems: Overview

PUD systems suffer from three sources of inefficiency due to the large and rigid DRAM access granularity

#### SIMD Underutilization

- due to data parallelism variation within and across applications
- leads to throughput and energy waste

#### Limited Computation Support

- due to a lack of low-cost interconnects across columns
- limits PUD operations to only parallel map constructs
- **Q** Challenging Programming Model
  - due to a lack of compiler support for PUD systems
  - creates a burden on programmers, limiting PUD adoption

Limitations of PUD

MIMDRAM Hardw

. . . .

Hardware Overview

Software Support

Evaluation

. . . . .

### **Limitations of PUD Systems: Underutilization of SIMD Lanes (I)**

#### **Application Analysis:**

#### quantify the fraction of SIMD parallelism in real applications



#### Ideal maximum vectorization factor = # DRAM columns (e.g., 65, 536)

SAFA

Introduction & Background .....

Limitations of PUD

. . . . . . . .

MIMDRAM . . . .

Hardware Overview ....

Software Support ....

.

Evaluation

....

### Limitations of PUD Systems: Underutilization of SIMD Lanes (II)

#### **Application Analysis:**

#### quantify the fraction of SIMD parallelism in real applications





Introduction & Background

Limitations of PUD

. . . . . . . .

Hardware Overview

Software Support

e Support Evaluation

Conclusion

•

### Limitations of PUD Systems: Underutilization of SIMD Lanes (II)

#### **Application Analysis:**

#### quantify the fraction of SIMD parallelism in real applications



### Limitations of PUD Systems: Underutilization of SIMD Lanes (III)

#### **Application Analysis:**

#### quantify the fraction of SIMD parallelism in real applications



### Limitations of PUD Systems: Overview

### PUD systems suffer from three sources of inefficiency due to the large and rigid DRAM access granularity

#### **1** SIMD Underutilization

- due to data parallelism variation within and across applications
- leads to throughput and energy waste

#### Limited Computation Support

- due to a lack of low-cost interconnects across columns
- limits PUD operations to only parallel map constructs

#### **Challenging Programming Model**

- due to a lack of compiler support for PUD systems
- creates a burden on programmers, limiting PUD adoption



Limitations of PUD

MIMDRAM Hardwar

. . . .

Hardware Overvie w

Software Support

Evaluation

. . . . .

# Limited Computation Support

PUD systems do not support vector reduction at low area cost since data movement is bounded to within a DRAM column



global sense amplifier

no direct communication path across columns

Takeaway

Directly connecting all DRAM columns using a custom all-to-all interconnect leads to large (i.e., 21%) area cost

SAFAR

Introduction & Background

Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

Evaluation

Conclusion

### **Limitations of PUD Systems: Overview**

### PUD systems suffer from three sources of inefficiency due to the large and rigid DRAM access granularity

#### **Challenging Programming Model**

- due to a lack of compiler support for PUD systems
- creates a burden on programmers, limiting PUD adoption



Limitations of PUD . . . . . . . . .

Hardware Overview MIMDRAM

. . . .

. . . . .

**Programmer's Tasks:** 

#### Goal:

Just write my kernel

```
High-level code for
C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] - B[i]
```

```
for (int i = 0; i < size ; ++ i){
    bool cond = A[i] > pred[i];
    if (cond) C[i] = A[i] + B[i];
    else C[i] = A[i] - B[i];
}
```



Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

e Support Evaluation

•

Programmer's Tasks:	Goal:
Map & align	Just write
data structures	my kernel

**High-level code for** C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] - B[i]



Limitations of PUD . . . . . . . .

MIMDRAM ....

Hardware Overview ....

Software Support

Evaluation .... ....

•

Programmer's Tasks:		Goal:	
Map & align	Identify		Just write
data structures	array boundaries		my kernel

#### **High-level code for** C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] - B[i]



Limitations of PUD . . . . . . . .

MIMDRAM ....

Hardware Overview ....

Software Support

Evaluation .... ....

Conclusion

•

Programmer's Tasks:				Goal:
Map & align	Identify	Manually	Map C to	Just write
data structures	array boundaries	unroll loop	PUD instructions	my kernel

**High-level code for** C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] - B[i]

```
for (int i = 0; i < size ; ++ i){
   bool cond = A[i] > pred[i];
   if (cond) C[i] = A[i] + B[i];
   else C[i] = A[i] - B[i];
```



Limitations of PUD •••••

MIMDRAM ....

Hardware Overview ....

Software Support Evaluation ....

•

....

Programmer's Tasks:				Goal:	
Map & align	Identify	Manually	Map C to	Orchestrate	Just write
data structures	array boundaries	unroll loop	PUD instructions	data movement	my kernel

**High-level code for** C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] - B[i]



Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

Programmer's Tasks:					Goal:
Map & align data structures	Identify array boundaries	Manually unroll loop	Map C to PUD instructions	Orchestrate data movement	Just write my kernel
<b>PUD's assembly-like code for</b> C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] – B[i]					
	<pre>bbop_trsp_inf bbop_trsp_inf bbop_trsp_inf</pre>	it(A , si it(B , si it(C , si	.ze , elm_si .ze , elm_si .ze , elm_si	ze); ze); ze);	
	<pre>bbop_add(D , bbop_sub(E ,</pre>	A , B , A , B ,	size , elm_ size , elm_	size); size);	

bbop\_greater(F , A , pred , size , elm\_size); bbop\_if\_else(C , D , E , F , size , elm\_size);

SAFARI

Limitations of PUD

MIMDRAM Hard

Evaluation

....

### Problem & Goal



SAFARI

Introduction & Background . . . . . . . .

Limitations of PUD . . . . . . . .

MIMDRAM . . . .

Hardware Overview ....

Software Support . . . . . .

Evaluation ....

Conclusion

.
# **Outline**

1	Introduction & Background							
2	Limitations of PUD Systems							
3	MIMDRAM							
4	Hardware Overview							
5	Software Support							
6	Evaluation							
7	Conclusion							
SAFARI	Introduction & Background Limitations of PUD MIMDRAM Hardware Overview Software Support Evaluation	Conclusion	37					

# DRAM's hierarchical organization can enable <u>fine-grained access</u>



#### **Fine-Grained DRAM:**

#### segments the global wordline to access individual DRAM mats

SAFARI

Introduction & Background

Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

Evaluation

38

Conclusion

.

#### **Fine-Grained DRAM:**

#### segments the global wordline to access individual DRAM mats



global sense amplifier

#### Fine-grained DRAM for energy-efficient DRAM access:

[Cooper-Balis+, 2010]: Fine-Grained Activation for Power Reduction in DRAM

[Udipi+, 2010]: Rethinking DRAM Design and Organization for Energy-Constrained Multi-Cores

[Zhang+, 2014]: Half-DRAM

[Ha+, 2016]: Improving Energy Efficiency of DRAM by Exploiting Half Page Row Access

[O'Connor+, 2017]: Fine-Grained DRAM

[Olgun+, 2024]: Sectored DRAM



Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

pport Evaluation

Conclusion



### Fine-grained DRAM for processing-using-DRAM:

#### **1** Improves SIMD utilization

for a single PUD operation, only access the DRAM mats with target data



Limitations of PUD

MIMDRAM

M Hardy

Evaluation

....



### **Fine-grained DRAM for processing-using-DRAM:**

#### **1** Improves SIMD utilization

- for a single PUD operation, only access the DRAM mats with target data
- for multiple PUD operations, execute independent operations concurrently
  → multiple instruction, multiple data (MIMD) execution model



Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

### segmented global wordline



global sense amplifier

### Fine-grained DRAM for processing-using-DRAM:

#### 1

#### mproves SIMD utilization

for a single PUD operation, only access the DRAM mats with target data

for multiple PUD operations, execute independent operations concurrently  $\rightarrow$  multiple instruction, multiple data (MIMD) execution model

#### **7** Enables low-cost interconnects for vector reduction

- global and local data buses can be used for inter-/intra-mat communication



Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

Evaluation



### **Fine-grained DRAM for processing-using-DRAM:**

#### 1

#### mproves SIMD utilization

for a single PUD operation, only access the DRAM mats with target data

- for multiple PUD operations, execute independent operations concurrentl
  → multiple instruction, multiple data (MIMD) execution model
- **7** Enables low-cost interconnects for vector reduction
  - global and local data buses can be used for inter-/intra-mat communication

### **2** Eases programmability

SIMD parallelism in a DRAM mat is on par with vector ISAs' SIMD width Introduction & Background Limitations of PUD MIMDRAM Hardware Overview Software Support Evaluation

### **MIMDRAM: Overview**

**MIMDRAM** is a hardware/software co-designed PUD system that enables fine-grained PUD computation at low cost and programming effort

### Main components of MIMDRAM:

### Hardware

- DRAM array modification to enable fine-grained PUD computation
- inter- and intra-mat interconnects to enable PUD vector reduction
- control unit design to orchestrate PUD execution

### Software

- compiler support to transparently generate PUD instructions
- system support to map and execute PUD instructions



Limitations of PUD .....

MIMDRAM

. . . .

Hardware Overview .....

Software Support . . . . . .

.

Evaluation

# **Outline**

1	Introduction & Background								
2	Limitations of PUD Systems								
3	MIMDRAM								
4	Hardware Overview								
5	Software Support								
6	Evaluation								
7	Conclusion								
SAFARI	Introduction & Background Limitations of PUD MIMDRAM Hardware Overview Software Support Evaluation	Conclusion •	45						

### MIMDRAM: Overview

MIMDRAM is a hardware/software co-designed PUD system that enables fine-grained PUD computation at low cost and programming effort

#### Main components of MIMDRAM:

### 1 Hardware

- DRAM array modification to enable fine-grained PUD computation
- inter- and intra-mat interconnects to enable PUD vector reduction
- control unit design to orchestrate PUD execution

### **Software**

- new compiler support to transparently generate PUD instructions

. . . .

system support to map and execute PUD instructions



Limitations of PUD

MIMDRAM Hardward

Hardware Overvie w

Software Support

Evaluation

### **MIMDRAM: DRAM Array Modifications**





Limitations of PUD .....

MIMDRAM .... . . . . . .

Hardware Overview

Software Support ....

•

Evaluation

### MIMDRAM: Overview

MIMDRAM is a hardware/software co-designed PUD system that enables fine-grained PUD computation at low cost and programming effort

#### Main components of MIMDRAM:

### 1 Hardware

- DRAM array modification to enable fine-grained PUD computation
- inter- and intra-mat interconnects to enable PUD vector reduction
- control unit design to orchestrate PUD execution

### Software

- new compiler support to transparently generate PUD instructions
- system support to map and execute PUD instructions



Limitations of PUD

MIMDRAM Ha

Hardware Overview

Software Support

Evaluation

### **Background on DRAM Column Access**

During a column access,

data is locally and globally amplified to improve signal integrity



SAFARI

Introduction & Background ......

Limitations of PUD .....

Hardware Overview . . . . . .

MIMDRAM

....

Software Support . . . . . .

•

Evaluation

....

### **Background on DRAM Column Access**

During a column access,

data is locally and globally amplified to improve signal integrity



SAFARI

Introduction & Background ......

Limitations of PUD .....

MIMDRAM . . . . . .

....

Hardware Overview

Software Support . . . . . .

Evaluation ....

Conclusion •

### **Background on DRAM Column Access**

During a column access,

data is locally and globally amplified to improve signal integrity



SAFARI

Introduction & Background .....

Limitations of PUD .....

MIMDRAM Hardware Overview . . . . . .

....

Software Support . . . . . .

Evaluation ....

Conclusion 51

•

### **Background on DRAM Column Access**



### **MIMDRAM:** Moving Data Across Mats





Introduction & Background

Limitations of PUD

MIMDRAM Har

Hardware Overvie w

Software Support

ort Evaluation

Conclusion •

### **MIMDRAM: Moving Data Across Mats**





Limitations of PUD .....

MIMDRAM ....

Hardware Overview ....

Software Support ....

Evaluation ....

Conclusion 54

•

### **MIMDRAM: Moving Data Within a Mat**





Introduction & Background .....

Limitations of PUD .....

MIMDRAM ....

Hardware Overview . . . . . .

Software Support ....

Evaluation ....

Conclusion

### **MIMDRAM: Moving Data Within a Mat**



#### Helper flip-flops latches and drives source column into the destination column



Introduction & Background .....

Limitations of PUD .....

MIMDRAM ....

Hardware Overview  $\bullet \bullet \bullet \bullet \bullet \bullet$ 

Software Support Evaluation ....

Conclusion

•

....

### **In-DRAM Vector Reduction (I)**

#### MIMDRAM leverages fine-grained DRAM access and inter-/intra-mat interconnects to implement in-DRAM vector reduction





Introduction & Background

Limitations of PUD

.....

MIMDRAM Hardy

....

Hardware Overvie w

. . . . . .

Software Support

Conclusion

•

Evaluation

....

### **In-DRAM Vector Reduction (II)**

#### MIMDRAM leverages fine-grained DRAM access and inter-/intra-mat interconnects to implement in-DRAM vector reduction

<u>step 1:</u> C = A + B





Introduction & Background

Limitations of PUD

.....

MIMDRAM Hard

....

Hardware Overvie w

. . . . . .

Software Support

Conclusion

•

Evaluation

....

### **In-DRAM Vector Reduction (III)**

#### MIMDRAM leverages fine-grained DRAM access and inter-/intra-mat interconnects to implement in-DRAM vector reduction





Introduction & Background

Limitations of PUD

MIMDRAM Har

Hardware Overvie w

. . . . . .

Software Support

Conclusion

•

Evaluation

....

#### **In-DRAM Vector Reduction (IV)**

#### MIMDRAM leverages fine-grained DRAM access and inter-/intra-mat interconnects to implement in-DRAM vector reduction





Introduction & Background

Limitations of PUD

.....

MIMDRAM Ha

....

Hardware Overvie w

. . . . . .

Software Support

Conclusion

•

Evaluation

....

### MIMDRAM: Overview

MIMDRAM is a hardware/software co-designed PUD system that enables fine-grained PUD computation at low cost and programming effort

#### Main components of MIMDRAM:

### 1 Hardware

- DRAM array modification to enable fine-grained PUD computation
- inter- and intra-mat interconnects to enable PUD vector reduction
- control unit design to orchestrate PUD execution

#### Software

new compiler support to transparently generate PUD instructions

. . . .

system support to map and execute PUD instructions



Limitations of PUD

MIMDRAM Hardwa

Hardware Overvie w

Software Support

Evaluation

### MIMDRAM: Control Unit

The control unit schedules and orchestrates the execution of multiple PUD operations transparently



SAFARI

Introduction & Background

Limitations of PUD

Hardware Overview

....

Software Support

Conclusion •

# **Outline**

1	Introduction & Background								
2	Limitations of PUD Systems								
3		Μ	IMDI	RAM					
4		Hardw	are (	Overvie	W				
5		Softw	are s	Suppor	t				
6		E١	valua	tion					
7		Сс	onclu	sion					
SAFARI	Introduction & Background	Limitations of PUD		Hardware Overvie w	Software Support	Evaluation	Conclusion •	63	

### **MIMDRAM: Overview**

**MIMDRAM** is a hardware/software co-designed PUD system that enables fine-grained PUD computation at low cost and programming effort

#### Main components of MIMDRAM:

### **Software**

- new compiler support to transparently generate PUD instructions



Limitations of PUD .....

MIMDRAM . . . .

Hardware Overview .....

Software Support . . . . . .

Evaluation

....

.

### **MIMDRAM: Compiler Support (I)**

**Transparently:** extract SIMD parallelism from an application, and schedule PUD instructions while maximizing utilization

#### Three new LLVM-based passes targeting PUD execution



. . . .

SAFARI

Introduction & Background . . . . . . . .

Limitations of PUD .....

MIMDRAM Hardware Overview

....

Software Support . . . . . .

Evaluation Conclusion ....

.

### **MIMDRAM:** Compiler Support (II)



Identify SIMD parallelism, generate PUD instructions, and set the appropriate vectorization factor



Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

ort Evaluation

Conclusion

### **MIMDRAM:** Compiler Support (II)



Identify SIMD parallelism, generate PUD instructions, and set the appropriate vectorization factor

#### **Examprove SIMD utilization by allowing the distribution of independent PUD** instructions across DRAM mats



Introduction & Background

Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

Support Evaluation

Conclusion

### **MIMDRAM: Compiler Support (III)**



#### Generate the appropriate binary for data allocation and PUD instructions

#### SAFAR

Introduction & Background . . . . . . . .

Limitations of PUD . . . . . . . .

MIMDRAM . . . .

Hardware Overview . . . . . .

Software Support

Evaluation . . . . .

Conclusion .

### MIMDRAM: Overview

MIMDRAM is a hardware/software co-designed PUD system that enables fine-grained PUD computation at low cost and programming effort

#### Main components of MIMDRAM:

#### 1

#### Hardware-side

- DRAM array modification to enable fine-grained PUD computation
- inter- and intra-mat interconnects to enable PUD vector reduction
- control unit design to orchestrate PUD execution

### **2** Software

- new compiler support to transparently generate PUD instructions

. . . .

system support to map and execute PUD instructions



Limitations of PUD

MIMDRAM Hardwar

Hardware Overvie w

Software Support

Evaluation

### **MIMDRAM:** System Support

- Instruction set architecture
- Execution & data transposition
- Data coherence
- Address translation
- Data allocation & alignment
- Mat label translation



Introduction & Background .....

Limitations of PUD .....

MIMDRAM ....

Hardware Overview ....

Software Support . . . . . .

Evaluation ....

Conclusion •

### **MIMDRAM:** System Support

- Instruction set architecture
- Execution & data transposition
- Data coherence
- Address translation
- Data allocation & alignment
- Mat label translation



Introduction & Background .....

Limitations of PUD .....

MIMDRAM ....

Hardware Overview ....

Software Support . . . . . .

Evaluation ....

Conclusion •

### **MIMDRAM: Data Allocation & Alignment**

**MIMDRAM's memory allocator uses** a pool of huge pages and reversed-engineered DRAM interleaving information for PUD memory objects





Introduction & Background ......

Limitations of PUD .....

MIMDRAM . . . .

Hardware Overview ....

Software Support

Evaluation . . . . . . ....

Conclusion

•
## **MIMDRAM:** More in the Paper & GitHub

Instruction set architecture

### MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing

Geraldo F. Oliveira<sup>†</sup> Ataberk Olgun<sup>†</sup> Abdullah Giray Yağlıkçı<sup>†</sup> F. Nisa Bostancı<sup>†</sup> Juan Gómez-Luna<sup>†</sup> Saugata Ghose<sup>‡</sup> Onur Mutlu<sup>†</sup> <sup>†</sup> ETH Zürich <sup>‡</sup> Univ. of Illinois Urbana-Champaign

## https://arxiv.org/pdf/2402.19080.pdf

#### https://github.com/CMU-SAFARI/MIMDRAM

Mat label translation



Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

Conclusion

Evaluation

....

73

# Outline

1	Introduction & Background					
2	Limitations of PUD Systems					
3	MIMDRAM					
4	Hardware Overview					
5	Software Support					
6	Evaluation					
7	Conclusion					
SAFARI	Introduction & Background Limitations of PUD MIMDRAM Hardware Overview Software Support <b>Evaluation</b>	Conclusion	74			

## **Evaluation:** Methodology Overview

### Evaluation Setup

- CPU: Intel Skylake CPU
- GPU: NVIDIA A100 GPU
- PUD: SIMDRAM [Oliveira+, 2021] and DRISA [Li+, 2017]
- PND: Fulcrum [Lenjani+, 2020]
- https://github.com/CMU-SAFARI/MIMDRAM

## • Workloads:

- 12 workloads from Polybench, Rodinia, Phoenix, and SPEC2017
- 495 multi-programmed application mixes
- Two-Level Analysis
  - Single application  $\rightarrow$  leverages intra-application data parallelism
  - Multi-programmed workload → leverages inter-application data parallelism



Limitations of PUD

MIMDRAM

Hardware Overview

Evaluation

. . . . .

## **Evaluation:**

## Single Application Analysis – Energy Efficiency



**MIMDRAM** significantly improves energy efficiency compared to CPU (30.6x), GPU (6.8x), and SIMDRAM (14.3x)



Introduction & Background . . . . . . . .

Limitations of PUD . . . . . . . .

MIMDRAM ....

Hardware Overview ....

Software Support . . . . . .

•

Evaluation

. . . . .

# **Evaluation:**

## **Multi-Programmed Workload Analysis**



### **MIMDRAM** significantly improves system throughput (1.68x) compared to SIMDRAM

SAFARI

Introduction & Background . . . . . . . .

Limitations of PUD . . . . . . . .

MIMDRAM . . . .

Hardware Overview . . . . . .

Software Support . . . . . .

Evaluation

. . . . .

Conclusion 11

•

# **Evaluation:**

### **Comparison to Other PIM Architectures**



MIMDRAM significantly improves performance/area compared to DRISA (1.18x) and Fulcrum (1.92x)

#### SAFARI

Introduction & Background

Limitations of PUD

MIMDRAM

Hardware Overview

Software Support

Conclusion

•

Evaluation

. . . . .

78

## **Evaluation:** More in the Paper

- MIMDRAM with subarray and bank-level parallelism
  - MIMDRAM provides significant performance gains compared to the baseline CPU (13.2x) and GPU (2x)
- Comparison to DRISA and Fulcrum for multi-programmed workloads
  - MIMDRAM achieves system throughput on par with DRISA and Fulcrum
- MIMDRAM's SIMD utilization versus SIMDRAM
  - MIMDRAM provides **15.6x** the utilization of SIMDRAM
- Area analysis
  - MIMDRAM adds small area cost to a DRAM chip (1.11%) and CPU die (0.6%)



Evaluation

....

## **Evaluation:** More in the Paper

MIMDRAM with subarray and bank-level parallelism
 MIMDRAM provides significant performance gains compared to the baseline

### MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing

Geraldo F. Oliveira<sup>†</sup> Ataberk Olgun<sup>†</sup> Abdullah Giray Yağlıkçı<sup>†</sup> F. Nisa Bostancı<sup>†</sup> Juan Gómez-Luna<sup>†</sup> Saugata Ghose<sup>‡</sup> Onur Mutlu<sup>†</sup>

<sup>†</sup> ETH Zürich <sup>‡</sup> Univ. of Illinois Urbana-Champaign

MIMDRAM provides **15.6** the utilization of SIMDRAM https://arxiv.org/pdf/2402.19080.pdf

- Area analysis
  - MIMDRA https://github.com/CMU-SAFARI/MIMDRAM
  - CPU die (**0.6%**)



Limitations of PUD

of PUD MIMDRAM

Hardware Overvie w

. . . . . .

# **Outline**

1	Introduction & Background							
2	Limitations of PUD Systems							
3	MIMDRAM							
4	Hardware Overview							
5	Software Support							
6	Evaluation							
7 Conclusion								
SAFARI	Introduction & Background	imitations of PUD	MIMDRAM	Hardware Overvie w	Software Support	Evaluation	Conclusion	81

Introduction & Background .....

Limitations of PUD ......

..... ....

Software Support ....

....

•

81

# Conclusion

#### We introduced MIMDRAM,

#### a hardware/software co-designed processing-using-DRAM system

- Key idea: leverage fine-grained DRAM for processing-using-DRAM operation
- **HW**: <u>simple changes</u> to DRAM, enabling concurrent instruction execution
  - low-cost interconnects at the DRAM peripherals for data reduction
- SW: <u>compiler</u> and <u>OS</u> support to generate and map instructions

#### **Our evaluation demonstrates that MIMDRAM**

- **significantly** improves **performance**, **energy efficiency**, and **throughput** compared to processor-centric (CPU and GPU) and memory-centric (SIMDRAM, DRISA, and Fulcrum) architectures
- incurs small area cost to a DRAM chip and CPU die

### https://github.com/CMU-SAFARI/MIMDRAM

SAFARI

Introduction & Background

Limitations of PUD

MIMDRAM Har

Hardware Overvie w

Software Support

Conclusion

Evaluation

. . . . .

82

2024 International Symposium on High-Performance Computer Architecture

# MIMDRAM

An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Computing



Ataberk Olgun

Saugata Ghose



#### Geraldo F. Oliveira

A. Giray Yağlıkçı

Juan Gómez-Luna



F. Nisa Bostancı Onur Mutlu

2024 International Symposium on High-Performance Computer Architecture

# MIMDRAM

An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Computing

**Backup Slides** 

#### Geraldo F. Oliveira

**Ataberk Olgun** 

Saugata Ghose

**ETH** zürich

A. Giray Yağlıkçı

Juan Gómez-Luna

F. Nisa Bostancı

**Onur Mutlu** 





# **Bit-Serial PUD Addition**



# **Intra-Mat Interconnect**



# **Performance for Single Applications**



## SIMD Utilization: MIMDRAM vs. SIMDRAM



# Weighted Speedup vs. CPU



# **Multi-Applications: Full Data**



# **Multi-Applications: DRISA & Fulcrum**



# **BLP and SALP**



# **System Configuration**

## Table 2: Evaluated system configurations.

Real Intel Skylake CPU [209]	x86 [199], 16 cores, 8-wide, out-of-order, 4 GHz; L1 Data + Inst. Private Cache: 256 kB, 8-way, 64 B line; L2 Private Cache: 2 kB, 4-way, 64 B line; L3 Shared Cache: 16 MB, 16-way, 64 B line; Main Memory: 64 GB DDR4-2133, 4 channels, 4 ranks
Real NVIDIA A100 GPU [210]	7 nm technology node; 6912 CUDA Cores; 108 streaming multiprocessors, 1.4 GHz base clock; L2 Cache: 40 MB L2 Cache; Main Memory: 40 GB HBM2 [119, 120]
Simulated SIMDRAM [101] & MIMDRAM	gem5 system emulation; x86 [199], 1-core, out-of-order, 4 GHz; <i>L1 Data</i> + <i>Inst. Cache:</i> 32 kB, 8-way, 64 B line; <i>L2 Cache:</i> 256 kB, 4-way, 64 B line; <i>Memory Controller:</i> 8 kB row size, FR-FCFS [215,216] <i>Main Memory:</i> DDR4-2400, 1 channel, 8 chips, 4 rank 16 banks/rank, 16 mats/chip, 1 K rows/mat, 512 columns/mat <i>MIMDRAM's Setup:</i> 8 entries mat queue, 2 kB <i>bbop</i> buffer 8 μProgram processing engines, 2 kB mat translation table

# **Workload Characteristics**

## **Table 3: Evaluated applications and their characteristics.**

Benchmark	Application	Dataset	# Vector	VF	PUD
Suite	(Short Name)	Size	Loops	{min, max}	<b>Ops.</b> <sup>†</sup>
Phoenix [161]	<sup>‡</sup> pca (pca)	reference	2	{4000, 4000}	D, S, M, R
Polybench [162]	2mm (2mm)	NI = NJ = NK = NL = 4000	6	{4000, 4000}	M, R
	<sup>‡</sup> 3mm (3mm)	NI = NJ = NK = NL = NM = 4000	7	{4000, 4000}	M, R
	covariance (cov)	N = M = 4000	2	{4000, 4000}	D, S, R
	doitgen (dg)	NQ = NR = NP = 1000	5	{1000, 1000}	M, C, R
	<sup>‡</sup> fdtd-apml (fdtd)	CZ = CYM = CXM = 1000	3	{1000, 1000}	D, M, S, A
	gemm (gmm)	NI = NJ = NK = 4000	4	{4000, 4000}	M, R
	gramschmidt (gs)	NI = NJ = 4000	5	{4000, 4000}	M, D, R
Rodinia [163]	backprop (bs)	134217729 input elm.	1	{17, 134217729}	M, R
	heartwall (hw)	reference	4	{1, 2601}	M, R
	kmeans (km)	16384 data points	2	{16384, 16384}	S, M, R
SPEC 2017 [164]	525.x64_r (x264)	reference input	2	{64, 320}	Α

<sup>†</sup>: D = division, S = subtraction, M = multiplication, A = addition, R = reduction, C = copy <sup>‡</sup>: application with independent PUD operations