

## EMBEDDED SYSTEMS WEEK

ESWEEK PROGRAM

EDUCATION

KEYNOTES TUTORIALS

LS CONFERENCES

SYMPOSIA WORKSHOPS

## **Education Class A2**



**Title:** Memory-Centric Computing

Instructor: Onur Mutlu, ETH Zurich and CMU

**Abstract:** Computing is bottlenecked by data. Large amounts of application data overwhelm storage capability, communication capability, and computation capability of the modern machines we design today. As a result, many key applications' performance, efficiency and scalability are bottlenecked by data movement. In this lecture, we describe

three major shortcomings of modern architectures in terms of 1) dealing with data, 2) taking advantage of the vast amounts of data, and 3) exploiting different semantic properties of application data. We argue that an intelligent architecture should be designed to handle data well. We show that handling data well requires designing architectures based on three key principles: 1) data-centric, 2) data-driven, 3) dataaware. We give several examples for how to exploit each of these principles to design a much more efficient and high performance computing system. We especially discuss recent research that aims to fundamentally reduce memory latency and energy, and practically enable computation close to data, with at least two promising novel directions: 1) processing using memory, which exploits analog operational properties of memory chips to perform massively-parallel operations in memory, with low-cost changes, 2) processing near memory, which integrates sophisticated additional processing capability in memory controllers, the logic layer of 3D-stacked memory technologies, or memory chips to enable high memory bandwidth and low memory latency to near-memory logic. We show both types of architectures can enable orders of magnitude improvements in performance and energy consumption of many important workloads, such as graph analytics, database systems, machine learning, video processing. We discuss how to enable adoption of such fundamentally more intelligent architectures, which we believe are key to efficiency, performance, and sustainability. We conclude with some guiding principles for future computing architecture and system designs.

## **ESWEEK**

About Program Registration Logistics ESWEEK I 2021 Organizing Committee Call for Contributions Author Information Awards Archive Policies

A short accompanying paper, which appeared in DATE 2021, can be found here and serves as recommended reading: <u>https://people.inf.ethz.ch/omutlu/pub/intelligent-architectures-for-intelligent-computingsystems-invited\_paper\_DATE21.pdf</u>

**Bio:** Onur Mutlu is a Professor of Computer Science at ETH Zurich. He is also a faculty member at Carnegie Mellon University, where he previously held the Strecker Early Career Professorship. His current broader research interests are in computer architecture, systems, hardware security, and bioinformatics. A variety of techniques he, along with his group and collaborators, has invented over the years have influenced industry and have been employed in commercial microprocessors and memory/storage systems. He obtained his PhD and MS in ECE from the University of Texas at Austin and

BS degrees in Computer Engineering and Psychology from the University of Michigan, Ann Arbor. He started the Computer Architecture Group at Microsoft Research (2006-2009), and held various product and research positions at Intel Corporation, Advanced Micro Devices, VMware, and Google. He received the IEEE High Performance Computer Architecture Test of Time Award, the IEEE Computer Society Edward J. McCluskey Technical Achievement Award, ACM SIGARCH Maurice Wilkes Award, the inaugural IEEE Computer Society Young Computer Architect Award, the inaugural Intel Early Career Faculty Award, US National Science Foundation CAREER Award, Carnegie Mellon University Ladd Research Award, faculty partnership awards from various companies, and a healthy number of best paper or "Top Pick" paper recognitions at various computer systems, architecture, and security venues. He is an ACM Fellow "for contributions to computer architecture research, especially in memory systems", IEEE Fellow for "contributions to computer architecture research and practice", and an elected member of the Academy of Europe (Academia Europaea). His computer architecture and digital logic design course lectures and materials are freely available on YouTube (<u>https://www.youtube.com/OnurMutluLectures</u>), and his research group makes a wide variety of software and hardware artifacts freely available online (<u>https://safari.ethz.ch/</u>). For more information, please see his webpage at https://people.inf.ethz.ch/omutlu/.

**Note:** Here is the background reading for my class. The students can have a deeper understanding if they study the two papers (and any associated talks) beforehand.

 <u>Onur Mutlu</u>, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun, <u>"A Modern Primer on Processing in Memory"</u>

Invited Book Chapter in <u>Emerging Computing: From Devices to Systems –</u> <u>Looking Beyond Moore and Von Neumann</u>, Springer, to be published in 2021. [<u>Tutorial Video on "Memory-Centric Computing Systems"</u> (1 hour 51 minutes)]

• Onur Mutlu,

<u>"Intelligent Architectures for Intelligent Computing Systems"</u>
Invited Paper in Proceedings of the <u>Design</u>, <u>Automation</u>, <u>and Test in Europe</u>
<u>Conference</u> (**DATE**), Virtual, February 2021.
[<u>Slides (pptx) (pdf)</u>]
[<u>IEDM Tutorial Slides (pptx) (pdf)</u>]
[<u>Short DATE Talk Video</u> (11 minutes)]
[Longer IEDM Tutorial Video (1 hr 51 minutes)]

https://esweek.org/education-a2-memory-centric-computing/