QUETZAL: Vector Acceleration Framework for Modern Genome Sequence Analysis Algorithms

Julián Pavón†, Ivan Vargas Valdivieso*†, Carlos Rojas*†, Cesar Hernandez*, Mehmet Aslan§, Roger Figueras*, Yichao Yuan‡, Joël Lindegger†, Mohammed Alser‡, Francesc Moll†, Santiago Marco-Sola‡, Oguz Ergin§
Nishil Talati§, Onur Mutlu†, Osman Unsal*, Mateo Valero*† and Adrian Cristal∗

*Barcelona Supercomputing Center †ETH Zurich §TOBB ETÜ University of Economics & Technology ¶University of Michigan
Email: julian.pavon@bsc.es

Abstract—Genome sequence analysis is fundamental to medical breakthroughs such as developing vaccines, enabling genome editing, and facilitating personalized medicine. The exponentially expanding sequencing datasets and complexity of sequencing algorithms necessitate performance enhancements. While the performance of software solutions is constrained by their underlying hardware platforms, the utility of fixed-function accelerators is restricted to only certain sequencing algorithms.

This paper presents QUETZAL, the first general-purpose vector acceleration framework designed for high efficiency and broad applicability across a diverse set of genomics algorithms. While a commercial CPU’s vector datapath is a promising candidate to exploit the data-level parallelism in genomics algorithms, our analysis finds that its performance is often limited due to long-latency memory instructions. QUETZAL introduces a hardware-software co-design comprising an accelerator microarchitecture closely integrated with the CPU’s vector datapath, alongside novel vector instructions to fully capitalize on the proposed hardware. QUETZAL integrates a set of scratchpad-style buffers meticulously designed to minimize latency associated with memory instructions during the retrieval of input genome sequences data. QUETZAL supports both short and long reads, and different types of sequencing data formats. A combination of hardware and software techniques enables QUETZAL to reduce the latency of memory instructions, perform complex computation using a single instruction, and transform data representations at runtime, resulting in overall efficiency gain. QUETZAL significantly accelerates a vectorized CPU baseline on modern genome sequence analysis algorithms by 5.7×, while incurring a small area overhead of 1.4% post place-and-route at the 7nm technology node compared to an HPC ARM CPU.

I. INTRODUCTION

The diminishing cost and improving efficiency of modern genome sequencing technologies, in conjunction with the elucidation of comprehensive genome sequences for both humans and various other species, such as microbes, have inaugurated an era marked by an exponentially expanding array of novel applications and scientific discoveries. These include, for example, personalized medicine [1,2], evolutionary genetics [8–10] and forensics [11–13]. One of the fundamental computational steps in these applications is genome sequence analysis, where genome sequences are compared to each other to infer important genetic information. This information includes 1) the number and locations of genomic variations in DNA and RNA sequences for identifying disease causes [14], 2) functional regions that are conserved across evolution among different protein sequences for designing personalized therapeutic treatments [15], and 3) similarity approximation between many sequences for finding highly similar sequences or obtaining phylogenetic trees [16].

Two primary categories of algorithms typically employed in the analysis of genome sequences are: 1) Sequence alignment and 2) edit distance approximation. The sequence alignment problem is formulated as Approximate String Matching (ASM) [17]. ASM is often solved using Dynamic Programming (DP) algorithms, such as Smith-Waterman-Gotoh (SW) and Needleman-Wunsch (NW). DP-based algorithms are computationally expensive with quadratic time and space complexities in sequence length. Edit distance approximation algorithms, such as SneakySnake (SS) [18] and Shouji [19], approximate the edit distance (number of edits needed to convert one sequence into the other) that is always less than or equal to a user-defined threshold.

Analyzing the ever-increasing volumes of sequencing data [21] poses significant computational challenges, motivating a large body of research focusing on optimizing genome sequence analysis applications. These include 1) software/algorithms optimizations and 2) hardware optimizations for both sequence alignment [22–46] and edit distance approximation [18,19,36,47,54].

The majority of software/algorithms proposals fit into one of two categories. First, multiple heuristic algorithms have been proposed to improve the quadratic execution time of DP algorithms by pruning the number of operations required by these algorithms [29,55–58]. However, these approaches do not ensure an optimal solution, jeopardizing the results of genome sequence analysis. Second, a number of works aim to efficiently rearrange the DP computation while ensuring an optimal solution. Recently among them is a family of promising novel algorithms, called Wavefront Alignment [32,59]. The implementation of these improved algorithms brings new challenges, such as pointer chasing operations, which reduce the memory-level parallelism in general purpose architectures, thus requiring better and more sophisticated hardware to fully exploit the benefits of these algorithms.

In contrast, existing hardware approaches are subject to three primary limitations. First, some proposals prescribe a limiting hardware architecture tailored to a singular sequencing algorithm [47,59]. Second, some proposals target only one genome data type (i.e., DNA/RNA) [44] that lack generality. Third, some
approaches exhibit the constraint of exclusively processing short input sequences [44, 59]. Given the ongoing emergence of novel algorithms, such as WFA [32, 33] and BiWFA [34, 35], alongside the introduction of new sequencing data types, exemplified by HiFi from PacBio [60, 61] and Duplex from ONT [62], characterized by longer and more accurate sequences, there exists a need for software developers and hardware architects to devise adaptable, flexible, and scalable systems. These systems should facilitate the flexible integration of new sequence analysis algorithms and data without necessitating the reconstruction of the accelerator. We pose the following question: how can we design an architecture that not only provides improved efficiency and performance for genome sequence analysis, but is also programmable to accommodate a broad spectrum of emerging genomics algorithms and data?

The motivation for enhanced performance with programmability finds robust validation within the industrial context as well. NVIDIA's recent integration of Dynamic Programming X (DPX) instructions [63] stands out as a noteworthy instance aimed at bolstering GPU efficiency across various domains such as genomics, proteomics, and robot path planning. This adoption embodies a design philosophy where developers can accelerate existing algorithms and innovate new ones by leveraging DPX instructions, which are ISA extensions to optimize various application domains, thereby capitalizing on the same hardware changes across many domains. Such design philosophy has similarly been used to accelerate workloads in other application domains on GPUs (e.g., tensor programs), using for example tensor cores and tensor memory access units [64]. This paper follows a similar approach to offer a high-performance, programmable solution for a wide range of genome sequence analysis workloads.

Modern ASM algorithms, such as WFA and BiWFA, exhibit notable levels of Data Level Parallelism (DLP), as large amounts of data undergo identical operations. The use of vector architectures in modern CPUs, characterized by Single Instruction Multiple Data (SIMD) execution [65], is a well-known technique for harnessing the available DLP in applications. Vector architectures offer a versatile framework, making them adaptable to a wide range of ASM algorithms. However, these algorithms pose new challenges to efficient execution on vector architectures. Specifically, these algorithms employ memory-indexed instructions, e.g., scatter/gather, which are costly and entail considerable latency for retrieving and storing intermediate data [32, 36].

This paper presents QUETZAL, the first universal vector acceleration framework for modern ASM algorithms using hardware-software co-design. The primary design goal of QUETZAL is to strike a balance between efficiency and versatility. The proposed design supports both short and long sequences, and different data encoding schemes to efficiently accommodate various alphabets of RNA, DNA, and protein data. In particular, QUETZAL combines a vector accelerator architecture tightly coupled with the general-purpose CPU’s pipeline, and supports novel vector instructions to fully unlock the potential of the proposed hardware. QUETZAL accelerator features a pair of scratchpad-style buffers connected to the Vector Processing Unit (VPU) in the core’s datapath. QUETZAL instructions use these buffers to replace the memory-indexed instructions with direct data requests to the VPU.

We demonstrate the effectiveness of QUETZAL using a full-system cycle-accurate simulator and different use cases of approximate string matching in genome sequence analysis (both sequence alignment and edit distance approximation). Specifically, we use the state-of-the-art ASM algorithms (WFA, BiWFA, and SS) for both short and long sequences for evaluation. Our results show that QUETZAL outperforms baseline vectorized CPU implementations by 6.1×, and 5.2×, on average, for read alignment, and edit distance approximation, respectively. We implement QUETZAL in RTL using a 7nm technology node; the place-and-route results reveal that our design consumes a small 746μW power and 0.097mm² area (a small overhead of 1.4% compared to a Fujitsu A64FX processor).

The key contributions of this paper are as follows:

- A detailed analysis of challenges involved in accelerating genome sequence analysis algorithms using a CPU vector datapath.
- Design of a cost-effective vector accelerator architecture tightly coupled with a commodity CPU’s vector datapath.
- Introduction of vector instructions for unleashing the complete potential of our vector accelerator design.
- QUETZAL: a programmable vector framework to accelerate a wide range of genome sequence analysis algorithms that offers an average speedup of 5.7× compared to a baseline CPU architecture with a small 1.4% area overhead.

II. BACKGROUND AND MOTIVATION

This section provides an overview of classical and modern genome sequence analysis algorithms. Subsequently, we analyze the shortcomings of modern genome sequence analysis algorithms to fully exploit the performance and energy benefits of vector architectures.

A. Classical DP sequence alignment algorithms

Sequence alignment is a fundamental method used in genomics to compare and identify similarities between two biological sequences, such as DNA, RNA, or protein sequences. The goal is to assess the similarity between two sequences by introducing the minimum necessary gaps (insertions and deletions) and mismatches to match (or align) one sequence with the other. Fig. 1.a shows an example of the Needleman-Wunsch (NW) table [22] (a classic and extensively employed DP approach) on the sequence pair <ACAG, AAGT>.

In this example, each entry represents the number of edits required to align the prefixes of the two strings up to the current row and column. A new entry (marked in blue in Fig. 1.a) is computed through simple arithmetic from their west, north-west, and north neighbors (marked in green and red in Fig. 1.a). Traceback determines the optimal alignment by re-tracing the origin of the value in the southeast corner. For example, the origin of the blue-marked cell is marked in green in Fig. 1.a, and traceback would record it as an insertion. From there, traceback would determine the origin of the green-marked cell, and so on, until it reaches the north-west corner. The Needleman-Wunsch algorithm has been the cornerstone for many subsequent algorithms and tools [22, 46]. The Needleman-Wunsch algorithm provides an optimal solution as it calculates the complete DP table regardless of the sequence length.
### Banded alignment

Several software proposals aiming to reduce the $O(n^2)$ runtime complexity of classic DP algorithms have been published \[55\] [56]. A well-known technique to speed up the alignment process is referred to in the state-of-the-art as **banded alignment** \[58\] [66]. In traditional DP, the alignment is obtained after computing the value of all cells in the table. With the heuristic banded alignment optimisation, only cells on the main diagonal and close to this diagonal are evaluated. However, if the alignment between two sequences does not fall within the selected band, the algorithm will fail to identify the optimal alignment and the solution will not be **optimal**.

### B. Modern DP sequence alignment algorithms

To reduce the complexity of classic DP-based approaches, modern algorithms take advantage of similarities between the input sequences to safely avoid computing large regions of the DP table. When executing the traceback step, the elements in the computed region belong to the **optimal solution** (i.e., the same result as computing the complete DP table using Needleman-Wunsch \[NW\]). As a result, modern algorithms efficiently reduce the $O(n^2)$ complexity from classic ones, while providing the **optimal alignment**. For example, Wavefront Alignment (\textit{WFA}) \[32\] and Bidirectional Wavefront Alignment (BiWFA) \[34\] are two recently proposed DP algorithms that run in $O(n + s)$ time, where $n$ is the sequence length and $s$ the error (or score) between the sequences. In contrast, traditional DP algorithms like \textit{SWG} and \textit{NW} have $O(n^2)$ execution time. Since, most of the time, the error is much smaller than the sequence length, \textit{WFA} can generate alignments highly efficiently.

Fig. 1b shows an example of \textit{WFA}'s computation on the sequence pair \textlangle\textit{ACAG}, \textit{AAGT}\textrangle. The key idea of \textit{WFA} is to compute how far the string pair can be aligned on a given diagonal $k$ with at most $s$ edits. \textit{WFA} starts with only the main diagonal $(k=0)$ and no edits $(s=0)$, and gradually builds the DP table shown in Fig. 1b from the top down. Entries are computed from their north-west, north, and north-east neighbors (marked in green and red). Similar to \textit{NW}, traceback determines the optimal alignment by re-tracing the origin of the value in the south-center cell. For example, the origin of the blue-marked cell is marked in green, and traceback would record it as an insertion.

### C. Edit distance approximation

Edit distance approximation is a method used to quickly approximate the similarity between two sequences. In contrast to conventional sequence alignment algorithms, edit distance approximation does not guarantee an optimal solution. Instead, such methods often guarantee a lower bound on the edit distance.

### SneakySnake (SS) \[18\] is a recent such edit distance approximation algorithm. Fig. 1c shows an example of SneakySnake’s computation on the sequence pair \textlangle\textit{ACAG}, \textit{AAGT}\textrangle. The key idea of SneakySnake is to (1) build a Boolean table where each cell indicates a single character match (drawn in color or red) or mismatch (drawn in black), and then (2) to greedily follow a series of maximal exact matches (i.e., runs of red and colored cells) between the two strings. For example, SneakySnake reaches the blue cell by following a match from the green cell. Matches are laid out along rows (indexed by $k$) in SneakySnake’s table, i.e., each row corresponds to a column in the \textit{WFA} table (Fig. 1b), and a diagonal in the \textit{NW} table (Fig. 1a).

### D. Rationale for flexible domain specific accelerators

ASIC-based domain specific accelerators (e.g., \[36\] [38] [67] [68]) achieve better performance and energy efficiency compared to general-purpose architectures such as CPUs. However, they incur the high cost of developing custom silicon for a specific application, often implementing a certain algorithm directly in hardware. On the other hand, new algorithms for genome sequence analysis and for new sequencing technologies have recently been developed. Therefore, fixed-function accelerators cannot keep up with the growing complexities and demands of modern genome sequence analysis algorithms. For example, Smith-Waterman (SW), the classic ASM algorithm, was optimized from its original version \[24\] to a banded SW \[58\], and further to an adaptive banded SW \[66\]. Alser et al. \[46\] systematically surveyed 107 genome sequence analysis tools (such as minimap2 \[69\] and read alignment algorithms since 1988 to 2020. We make three observations from this analysis. (1) New tools, variations of classic algorithms and new DP-based algorithms are published every year aiming to improve the performance of genome sequence analysis \[46\]. (2) Different sequencing technologies create a wider set of requirements for genome sequence analysis tools, such as working with longer sequences (e.g., PacBio HiFi \[60\]), dealing with different alphabets (e.g., DNA/RNA and proteins), configurable scoring functions, among others \[46\] [47]. (3) Recently, emerging tools are incorporating multiple algorithms for the read alignment stage in the genome sequence analysis pipeline, thus requiring hardware capable of switching between and/or combining multiple algorithms at run time \[45\]. This paper focuses on the need for a flexible and programmable hardware acceleration framework to accommodate the expanding array of genome analysis algorithms.

### E. Flexible state-of-the-art platforms

General-purpose CPUs and GPUs provide a flexible framework for genome sequence analysis algorithms. There is a large body of prior work on accelerating genome sequence analysis algorithms using the SIMD and vector support in CPUs (e.g., \[30\] [32] [70] [71]). However, modern genome sequence analysis algorithms feature non-unit stride memory access patterns which limits the performance benefits of SIMD and vector architectures (we analyze this in detail in Section II-C). On the other hand, the massive parallelism offered by GPUs makes them an attractive hardware platform to accelerate genome sequence analysis algorithms. Multiple GPU-based approaches have been published recently (e.g., \[38\] [72] [75]), showing considerable performance benefits compared to CPUs.

![Fig. 1. Examples for the Needleman-Wunsch (a), Wavefront Algorithm (b), and SneakySnake (c) algorithms for the sequence pair \textlangle\textit{ACAG}, \textit{AAGT}\textrangle.](image-url)
when processing short sequences. However, the performance of GPUs does not scale well for long sequences. Active working set (such as the DP table) size increases considerably for long sequences, exceeding the available on-chip memory. This increasing memory footprint constrains the number of GPU workers allocated to process the input sequences \([76, 77]\), thereby reducing the parallelism offered by GPUs for long sequences. As long-read sequencing technologies \([7]\) become increasingly affordable, featuring high throughput and high accuracy, coupled with the growing accessibility of whole-genome datasets, the efficient analysis of long genome sequences is becoming increasingly important in the realm of bioinformatics \([74, 76, 77, 78, 79]\). Consequently, the development of a versatile system capable of effectively accelerating long-read sequences is paramount.

In this work, we aim to accelerate modern genome sequence analysis algorithms using general-purpose CPUs and vector support. This choice has two main reasons: (1) As discussed in Section II-E, the performance of vectorized approaches is constrained by inefficient vector memory instructions and the serialization of memory instructions at runtime. Therefore, optimizing the execution of these memory instructions can yield substantial performance improvements for modern genome sequence analysis algorithms running on CPUs. (2) As discussed in Section II-D and demonstrated in our experimental findings outlined in Section VII-D, the performance advantages of GPU-based approaches are diminished when processing long sequences due to insufficient on-chip memory and slow off-chip memory accesses. This provides an opportunity for CPU-based implementations such as our proposal (QUETZAL) to outperform GPUs through hardware-software co-design tailored for long sequences.

F. Vectorizing the modern genome sequence analysis algorithms

Commodity high-performance CPUs include support for vector hardware composed of a Vector Register File (VRF), where each vector register is an array of elements, and a Vector Processing Unit (VPU), which consists of multiple parallel execution units referred to as lanes \([80]\). The number of data elements stored in a vector register and processed by the VPU is referred to as vector length \((vlen)\), e.g., 16 int32 elements in the Fujitsu A64FX’s VPU \([81]\).

We analyze the performance of vector implementations of two modern genome sequence analysis algorithms, WFA and SS. Because there is no vectorized implementation available for both algorithms, we implemented an in-house vectorized version for the extend function \([82]\) in WFA, and the diagonals comparison step in SS \([83]\). Both operations are the most time consuming part of each algorithm, taking from 55% to more than 90% of the total respective execution times. We evaluate both vector approaches in Section VII.

The extend function in WFA (pseudo-code in Fig. 2a) calculates the offsets for a specific number of waves. The outer loop traverses all the waves from low to high boundaries (line 2), and each iteration of the outer loop is executed in a different vector lane. The inner loop (lines 8-19) traverses the input sequences and accounts for the consecutive matching elements. In each iteration, any lane with a mismatch is deactivated. The inner loop stops iterating when no active lanes remain (i.e., when a mismatch has been found in every lane).

The diagonals comparison step in SS counts the number of maximum exact matches between two input sequences. The algorithm traverses the input sequences in batches and processes as many diagonals as the edit threshold value (line 61). Then, it calculates the offset for each diagonal (lines 62-64, 66) and calculates the number of exact matches in the lower (line 65) and upper diagonals (line 67). To calculate the exact matches, the algorithm traverses both inputs and counts the number of consecutive matches (lines 2-16), similarly to the WFA algorithm. Finally, it updates a global counter used for the remaining code to filter the input sequences.

Fig. 3 depicts the performance benefits of the vectorization of the WFA and SS algorithms. On average, vectorized approaches provide 1.3× and 2.5× higher performance for short and long sequences, respectively (see Section VII for our methodology). When processing short sequences, the outer loop in WFA (line 2) and SS (line 61) perform fewer iterations, leading to lower benefits for vectorized code. For long sequences, the number of iterations increases, providing more data parallelism to be exploited by the available vector hardware.

G. Challenges in accelerating modern genome sequence analysis algorithms on vector architectures

Algorithms in Fig. 2 use scatter/gather memory instructions\(^1\) to traverse the input sequences. These instructions split a vector memory request into multiple scalar memory requests. Although these scalar requests can be pipelined, they take more cycles to process compared to vector memory instructions that have a stride. First, each request has to calculate an associated address independently. Thus, the core requires multiple cycles to send all

\(^1\) scatter/gather memory instructions are also called the memory-indexed instructions. This paper uses these two terms interchangeably.
the QUETZAL hardware and ISA extensions accelerate memory-indexed instructions (Section III-A), enabling the first goal. Then, we show how to integrate QUETZAL into WFA and SS, enabling the second goal (Section III-C). Finally, we describe QUETZAL’s microarchitecture, which implements the QUETZAL ISA, achieving a lightweight hardware implementation, enabling the third goal (Section IV).

**QUETZAL** accelerator is composed of four main components, as shown in Fig. 3 (1) Two hardware buffers directly connected to the VPU (Each buffer is referred as QBUFFER, Section IV-B) to quickly forward data to the vector ALU without using the cache hierarchy (e.g., the input sequences in WFA and SS). (2) data encoder (Section IV-A) that applies a static bit-encoding to reduce the size of the DNA/RNA input sequences stored in the QBUFFERS. (3) access ctrl (Section IV-C) logic that processes all the data accesses from the VPU to the QBUFFERS and works as the interface between the QBUFFERS and the core’s VPU components, and (4) count ALUs (Section IV-D) that count the number of consecutive elements between two input values.

III. QUETZAL: OVERVIEW

**QUETZAL** is a vector acceleration framework consisting of two main components: a vector accelerator tightly coupled to the VPU datapath and a set of novel vector instructions that expose the functionality of the accelerator to the programming model. QUETZAL design is driven by three main goals: (1) accelerate memory-indexed instructions in modern ASM algorithms, (2) provide a flexible framework applicable to multiple algorithms, and (3) achieve a lightweight hardware implementation that takes advantage of the hardware already available in VPUs such as x86 AVX512 [85] and ARM SVE [81, 86]. First, we analyze how the scalar requests to the memory subsystem. Second, the load-store queue does not perform any memory coalescing for memory-indexed instructions. This increases the overall latency of the scatter/gather instructions. For example, in Intel and Fujitsu A64FX processors, scatter/gather instruction latency is at least 22 and 19 cycles, respectively, even when all the requested data is already in the L1D cache [81, 84, 85]. To better understand this bottleneck, Fig. 4 depicts the breakdown of the execution time for three vectorized ASM benchmarks, our in-house vectorized WFA, BiWFA and SS, running on an HPC ARM machine [81] with two levels of cache, using the methodology outlined in Section V. The figure shows how cache accesses represent a large fraction (32% to 65%) of the overall execution time in all algorithms. This bottleneck is exacerbated with the longer sequences for two reasons. First, the active working set in these algorithms expands with larger sequence size, surpassing the capacity of the on-device memory. Second, as scatter/gather instructions split one vector memory request into multiple scalar memory requests, they occupy processor pipeline structures such as load/store queues, reservation station, and caches, which slows down the execution of other (memory) operations. Therefore, designing hardware that can efficiently execute scatter/gather instructions can considerably improve the performance of genome sequence analysis algorithms.

A. Accelerating memory-indexed instructions

As mentioned in Section II-G, memory-indexed instructions are split into multiple scalar memory requests and their execution is at best pipelined. This increases their overall latency. Processing all these memory requests concurrently would require substantial changes to the core microarchitecture and cache hierarchy. For example, the number of Address Generation Units (AGUs) in the core and the number of ports in the cache hierarchy must be increased to match the vector length to supply enough bandwidth to the Vector ALU. However, these modifications would considerably increase the total SoC hardware area and energy consumption.

To avoid the area and power overheads of modifying the entire cache hierarchy, QUETZAL incorporates two QBUFFERS specifically designed to deliver sufficient bandwidth to the VPU for rapid execution of indexed memory instructions. These QBUFFERS store frequently used genome sequence analysis data, in particular those that are accessed through indexed memory instructions. Then, the algorithm utilizes QUETZAL instructions to access the values previously stored in the QBUFFERS. QUETZAL does not aim to eliminate scatter/gather support from the cache hierarchy; instead, it aims to work cooperatively with it. QUETZAL efficiently facilitates the execution of memory-indexed operations on a fixed number of hot values within the active working set. Meanwhile,
the cache hierarchy is used for unit-stride memory operations and to scatter/gather less frequently accessed values from larger data structures, which are larger than the QBUFFERS. As shown in Section VII, QUETZAL takes advantage of the sequence size from established and emerging sequencing technologies [61,87] to set the size of these QBUFFERS to 16 KB.

QBUFFERS feature three key characteristics that enable them to provide more efficient support for memory-indexed operations. (1) They are direct-mapped. As such, instead of using a memory address, QUETZAL uses an index to access the QBUFFERS, thus requiring simpler control logic compared to caches. (2) QBUFFERS are highly multiported structures, allowing the Vector ALU to access data in just two cycles (Section IV-B), a significant improvement over the 22 or 19 cycles required in Intel and A64FX cores [81,85], respectively. (3) QBUFFERS support bit-encoded values, i.e., accessing data at sub-byte granularity. For example, genomic sequences use an alphabet of four characters, thus a two-bit encoding is sufficient and much more efficient than a conventional byte-sized encoding (see Section IV-A). The QBUFFERS enable efficient access to such unaligned data.

While QUETZAL is primarily designed for accelerating genome sequence analysis algorithms, the proposed microarchitectural enhancements enable QUETZAL to also accelerate applications in other domains (see Sections III-D and III-F).

**QUETZAL Instructions.** We introduce the instructions used to work with the aforementioned QBUFFERS.

- **qzencode**(int SEL, vreg VAL, reg Idx): This instruction encodes the input sequences in the input vector VAL and stores the encoded values in the QBUFFERS. It applies a static bit-encoding to reduce DNA/RNA inputs from an 8-bit representation to a 2-bit representation. SEL and Idx specify the QBUFFER and position where the encoded data will be stored, respectively.

- **qzstore**(vreg VAL, vreg IDX, int SEL): This instruction stores the values from the input vector VAL to the QBUFFERS. SEL works the same way as in qzencode. Each value in IDX is an index to store its corresponding element from VAL in the QBUFFER.

- **qzload**(vreg IDX, int SEL): This instruction reads data from the QBUFFERS and outputs a vector register with the read values. SEL specifies the read QBUFFER. Each value in IDX is an index to read the QBUFFER from QUETZAL.

- **qzconf**(reg Eb0, reg Eb1, reg Esiz): It is used to configure the size of the data stored in QUETZAL. Registers Eb0 and Eb1 indicate the number of elements stored in each QBUFFER. Esiz indicates the element size (0: 2-bit (encoded), 1: 8-bit (chars) and 2: 64-bit elements).

- **qzmhm<OPN>(vreg IDX0, vreg IDX1):** This instruction reads data stored in the QBUFFERS and computes the operation specified by the opcode OPN to the read values (e.g., addition, comparison, etc.). Each element in IDX0 and IDX1 is used to read a different position in each of the QBUFFERS respectively. The values read from the QBUFFERS are then processed by OPN and the results are packed in a vector register as output.

- **qzmm<OPN>(vreg VAL, vreg IDX, int SEL):** This instruction works similar to qzmhm, however it processes both data from the QBUFFERS and the VRF (VAL). Each element in IDX is an index to read a different position in the QBUFFER specified by SEL. The read values are forwarded to OPN together with the corresponding element in VAL. Finally, this instruction outputs a vector register with all the results.

**B. Accelerating counting consecutive matching elements**

Counting consecutive matching elements is useful for different applications that calculate maximal exact matches (MEMs) [88] and maximal unique matches (MUMs) [89] including SneakySnake [18], protein multiple sequence alignment [90], read mapping [88], and sequence alignment [91]. QUETZAL features a specialized processing unit capable of efficiently counting the number of consecutive matches between two input sequences. We employ this functional unit together with QBUFFERS to significantly reduce the instruction overhead of modern algorithms when counting consecutive matching elements. The **qzcount** instruction is used to take advantage of this specialized unit.

- **qzcount**(vreg VAL0, vreg VAL1): Both input vectors are split into 64-bit segments; each segment from VAL0 is processed together with its corresponding segment from VAL1. Then, the instruction counts the consecutive matching elements in each 64-bit segment and outputs a vector register with the individual results.

This instruction can be executed standalone or with the **qzmhm** instruction to access the QBUFFERS and count consecutive matches in values previously stored in QBUFFERS.

**C. QUETZAL ISA use cases: WFA and SS**

Fig. 6 depicts QUETZAL-based implementations for the WFA (a) and SS (b) algorithms. For both algorithms, we first store the input sequences in the QBUFFERS (line 3) and use the **qzcnf** instruction to configure the number of elements and element size (line 4). When using QUETZAL, both algorithms execute using the both the qzmhm<qzcount> instructions — line 11 and 8 respectively. First, qzmhm reads the input sequences stored in the QBUFFERS and executes the qzcount functionality to count the number of consecutive matching elements from the read values. By using both instructions (1) memory-indexed instructions are accelerated directly in QUETZAL and (2) the number of instructions in the inner loop of WFA and compare function in SS are significantly reduced.

As shown in our evaluation in Section VII-A, QUETZAL significantly outperforms vectorized WFA and SS implementations.

**D. QUETZAL on classical DP algorithms**

Fig. 7 depicts the execution flow to process one anti-diagonal in classical DP-based algorithms using commercial vector architectures (1, 2) and QUETZAL hardware (3, 4). A new anti-diagonal is calculated using the immediate two previous anti-diagonals 1. The computed diagonal and one vector register from the previous step can be reused to compute the next diagonal 2; however, new values must be loaded from memory. These new values are composed of elements in the diagonal computed in the previous step and a pre-computed value. In 2 and 4 we use QUETZAL to reduce the store-load forwarding from steps 1 and 2 by placing one of the input sequences and the pre-computed values in the QBUFFERS. Then, the algorithm reads these values directly from QBUFFERS using qzload without using the cache hierarchy.
E. QUETZAL applied to other application domains

QUETZAL has been designed to accelerate memory-indexed instructions with modern genome sequence analysis applications in mind. Nevertheless, these instructions also form bottlenecks in other application domains, where QUETZAL can be directly applied to improve their performance. We use the histogram calculation algorithm [92] as a representative kernel. This algorithm is a key component of database query planning [93][94] and is heavily used in image processing [95][96]. Histogram calculation is dominated by pointer chasing operations executed using memory-indexed instructions. Fig. 8 depicts the QUETZAL-based implementation of histogram calculation. The algorithm directly reads and updates the histogram table in the QBUFFERS, thereby reducing the latency due to memory-indexed instructions. We analyze the performance of this algorithm in Section VII-F.

IV. QUETZAL MICROARCHITECTURE

This section details the design, implementation, and integration of QUETZAL's hardware components.

A. Data encoder

QUETZAL uses two data encoding schemes, 2-bit and 8-bit encoding, to encode each of the bases of the input sequences. If the two input genomic sequences are RNAs or DNAs, then they can be encoded using a 2-bit unique binary representation since both RNA and DNA alphabets have 4 characters (A, C, G, and T for DNA, and A, C, G, and U for RNA). If the two genomic sequences are proteins (or the ambiguous nucleotide, N, which may need to be represented in DNA or RNA), then each base can be encoded into an 8-bit unique binary representation as the protein alphabet has 20 characters. With this, QUETZAL can efficiently handle different types of sequencing data and reduces the size of the QBUFFERS required to store long sequences, such as reads from long-read sequencing technologies (e.g., 10K - 30K base pairs for PacBio [61]). For the DNA/RNA genomic sequences, the data encoder receives a vector of characters from the VRF and it extracts the bits 1 and 2 from each character to generate the 2-bit representation. The extracted bits are packed together in a single vector and forwarded to one of the QBUFFERS. Fig. 9 shows the encoding table (a) and an example encoding for a 512-bit vector (b).

Fig. 6. QUETZAL-based pseudocode for WFA and SS algorithms. QUETZAL instructions are highlighted using red background color.

Fig. 7. Execution flow for a vectorized classic DP-based algorithm using regular vector instructions (1),(2) and QUETZAL instructions (3),(4).

Fig. 8. QUETZAL-based histogram algorithm. QUETZAL instructions are highlighted using red background color.

Fig. 9. QUETZAL bit-encoding logic and QBUFFER architecture.

B. QBUFFER

QBUFFERS are used to reduce the access latency of memory-indexed instructions for algorithms such as WFA and SS. In contrast to other structures in the CPU such as the VRF and caches, the QBUFFER (1) is implemented as a multi-ported structure to provide high bandwidth to the VPU while minimizing its area using multiple low-cost single-port modules, (2) supports bit-encoded data and unaligned data accesses, and (3) works at word granularity. QBUFFER is composed of three hardware blocks: SRAM blocks, write logic, and read logic (Fig. 9(c)).

1) SRAM Blocks (SRAMs): These SRAMs store the values used by the VPU. Each SRAM has a 64-bit word length, which matches the bit-width of each VPU lane. To provide enough bandwidth to the qencode and qstore instructions when storing consecutive elements, we implement the QBUFFER using a multibanked approach, placing one bank for each of the eight...
64-bit VPU lanes. Together, these form a 512-bit vector. The indices to map the SRAMs are interleaved (similar to the VRF). To reduce the latency of multiple concurrent read access to the QBUFFER, we design it as a multi-ported structure. To reduce the area overhead of true multi-ported buffers, we implemented the QBUFFER using data replication [71]. A read port consists of eight SRAMs connected to a single read logic module. A new port can be added by placing a new set of SRAMs and read logic instances in the QBUFFER. To store data in the QBUFFER, the write logic module determines the SRAM column to store the data and writes the value to each SRAM instance, i.e., one copy per read port.

2) Write logic: The write logic stores data into the QBUFFER in two modes: encoded- and direct-mode. In encoded-mode, it receives a 128-bit vector from the data encoder and an index. It splits the input vector into two 64-bit segments (segA and segB) and stores them in two consecutive SRAM columns in the position specified by the index. A write in encoded-mode is executed in a single cycle. In direct-mode, this module receives two input vectors from the VRF: a vector of indices IDX and a vector of values VAL. First, it splits IDX and VAL into 64-bit segments. Then, for every pair of segments, it uses the element of IDX to select the column and position in the SRAMs to store the corresponding element from VAL. The latency of a write in direct-mode depends on the number of concurrent accesses to the same SRAM column. For example, if all the requests go to the same bank, the direct-mode write latency will be eight cycles.

3) Read logic: The read logic is used to access the data stored in the SRAMs. QUETZAL supports three different element sizes: 2- and 8-bit encoded data, and 64-bit data. Thus, data access to the QBUFFER might be unaligned with respect to the SRAM word size. To enable unaligned read operations to QUETZAL, we read one word from two consecutive SRAMs and create a single output. Fig. 10 depicts the functionality of the read logic module. The module receives two inputs, an index and the element size. The index and the element size are used by the access logic to read the SRAMs, and the element size is used by the slicing logic to generate the appropriate output. First, the access logic splits the input index into set, bank, and offset values based on the element size 1. Then, it reads the content from two consecutive SRAMs using the bank and set values (words W1 and W2) 2. Next, the slicing logic uses the offset value slice the values of W1 and W2 3. Finally, the module selects the order to pack the sliced values 4 and generates a single 64-bit output 5. If the element size is 64 bits, steps 3 - 5 only select the corresponding value from one of the two SRAMs.

C. Access Control

The access ctrl module works as the interface between the VPU micro-architectural components and QBUFFERS. It executes the read/write operations in the QBUFFERS and forwards the read data to the VPU’s ALU. It has three registers that are configured with the qzconf instruction. Two registers of them hold the sizes of the input sequences in the QBUFFERS, and the last register specifies the element size of data stored in QUETZAL. This module features two main operations: (1) It controls all the read accesses to QBUFFERS. The module receives one or two vectors of indices (depending on the instruction) and forwards them to QBUFFERS together with the element size. After receiving the response (i.e., data) from QBUFFERS, it forwards the data to the ALUs. (2) It controls the write operation for the qzstore instructions. It receives a vector of indices and a vector of values, using the indices to store the values in the QBUFFERS.

1) Connection with the QBUFFERS: As mentioned in Section IV-B, QBUFFERS are implemented as a single write- and multiple read-port structures, where the number of read ports is an implementation decision. The access ctrl module can fetch eight concurrent read requests from each QBUFFER, i.e., eight 64-bit elements for a 512-bit vector. Thus, the number of cycles required to process all the requests is directly related to the number of ports in QBUFFERS. When the number of requests to a QBUFFER surpasses the number of read ports, some requests are stalled, and the QBUFFER processes them in a round-robin manner. The total latency to process all the read requests requires \( 8/(\text{num ports}) + 1 \) cycles (the additional cycle is needed for slicing). Section VI analyzes the performance impact of different numbers of ports and read latencies for QBUFFERS.

D. Count ALU

The count ALU module implements the hardware pipeline for the qzcount instruction functionality (Fig. 11). It processes two 64-bit elements. QUETZAL includes as many instances of this module as the number of 64-bit lanes in the VPU. When executing the qzcount instruction, count ALU receives two input values and their element size (e.g., 2-bit). First, it applies a bitwise xnor operation to detect matching bits 1. Then, it implements the logic to count the number of trailing ones from the previous operation 2. The result of this operation determines the number of consecutive matching bits between the two inputs. In the next stage, the number of trailing ones is shifted depending on the element size value 3 to obtain the number of matching elements. For example, for 2-, 8- and 64-bit elements, the number of trailing ones is shifted by one, three, and six, respectively.

---

**Fig. 10.** Functionality of the read logic module.

**Fig. 11.** Hardware implementation of the qzcount instruction.
E. Integration with Out-of-Order (OoO) processors

We discuss how to integrate QUETZAL to a commercial OoO processor pipeline.

Qzstore and qzload execute at commit: In our design, QBUFFERs work as direct-mapped structures where the vector ALU directly stores and loads data to/from them. When reading and updating values in the QBUFFERs, there is a risk of overwriting useful data or reading erroneous values in these structures due to speculative execution. To avoid this, we execute the aforementioned instructions as non-speculative operations. Thus, these two instructions wait in the issue queues until they are the oldest instructions in the queue. Then, a ready to execute signal is sent to the issue logic. For other instructions, algorithms use them only to access data previously stored in the QBUFFERs and are executed speculatively.

Processor exceptions: When an exception occurs (e.g., a TLB refill exception), the processor will jumps to an Operating System (OS) subroutine that specifically manages the exception. As the qstore instruction executes at commit, there is no risk of affecting the values in QBUFFERs, and the state of QUETZAL is preserved when the processor resumes execution after resolving the exception.

Architectural state and context switches: QBUFFERs are architectural state, and must be saved across context switches. As is done for vector ALU and FPU state, OS need not save and restore their state on every system call or interrupt, only when the process is descheduled. As context switches occur infrequently, saving QBUFFERs state represents a negligible fraction of the time spent in OS code.

V. EXPERIMENTAL METHODOLOGY

A. Simulation Framework

We use the gem5 simulator [98, 99] to evaluate the functionality and performance of QUETZAL. We simulate an ARM 64-bit (aarch64) full-system running an Ubuntu 20.04 with a 4.18.0+ Linux Kernel. We model and validate gem5 against a Fujitsu A64FX-like [81, 100] architecture, which is the processor for the Fugaku, the #2 supercomputer in the Top500 list [101, 102] as of June 2023. Table I summarizes the main simulation parameters. Each simulated core includes a QUETZAL module interconnected to its VPU. We extend the Out-Of-Order model of gem5 with the structures detailed in Section IV QUETZAL. We extend the ARM SVE ISA with QUETZAL instructions from Section IV for the software support. As described in Section IV-C, the latency of accessing data stored in QUETZAL depends on the number of ports in QBUFFER. We model this behavior in detail in gem5 to ensure the accuracy of the performance results.

B. Benchmarks

Use case 1: Modern read aligners. For this use case, we evaluate the efficiency of QUETZAL over the WFA and BiWFA algorithms. We use the best-performing configurations reported by Marco-Sola et al. [35, 82].

Use case 2: Edit distance approximation. We use the state-of-the-art edit distance approximation technique SneakySnake (SS) [18]. SS filters the input reads to skip the alignment of those inputs that exceed a defined edit distance threshold parameter.

<table>
<thead>
<tr>
<th>QUETZAL Configurations</th>
</tr>
</thead>
<tbody>
<tr>
<td>QZ_1P —QBUFFERs: 8KB each —read latency = 9 cycles</td>
</tr>
<tr>
<td>QZ_2P —QBUFFERs: 8KB each —read latency = 5 cycles</td>
</tr>
<tr>
<td>QZ_3P —QBUFFERs: 8KB each —read latency = 2 cycles</td>
</tr>
</tbody>
</table>

TABLE I | SIMULATED SYSTEM SETUP.

<table>
<thead>
<tr>
<th>CPU: 2.0 GHz, 16-core A64FX-like</th>
<th>Vector ISA: ARM SVE ISA - 512-bit Vector Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1-I: 64KB, 8-way assoc., load-to-use = 2 cycles, Stride prefetcher</td>
<td></td>
</tr>
<tr>
<td>L1-Dc: 64KB, 8-way assoc., load-to-use = 4 cycles, Stride prefetcher</td>
<td></td>
</tr>
<tr>
<td>L2 Cache: 8MB, shared, 16-way assoc., load-to-use = 37, Stride prefetcher</td>
<td></td>
</tr>
<tr>
<td>DRAM: 4-channel HBM2</td>
<td></td>
</tr>
</tbody>
</table>

We evaluate the applicability and performance benefits of QUETZAL over two classical read alignment algorithms SW (ksw2 [30]) and NW (parasail [70]).

Use case 4: Protein alignment. We evaluate the effectiveness of QUETZAL on datasets with a different and larger alphabet than A, C, G, and T. Protein alignment is required in various proteomics applications, such as in the extension step of protein database searches [103, 104]. We use all the algorithms from use cases 1 and 2 to process protein sequences.

Use case 5: Edit distance approximation + alignment. In the genome sequence analysis pipeline, there are multiple algorithms interconnected, such as filtering and sequence alignment. We demonstrate the flexibility and efficiency of QUETZAL to accelerate multiple stages from the genome sequence analysis pipeline. To this end, we use the SS and WFA algorithms and develop a single implementation combining them. SS filters the input pairs and WFA executes the read alignment on the accepted sequences.

For comparison to baseline techniques, we use the auto-vectorization support from the compiler. For WFA, BiWFA and SS algorithms, we implement an in-house vectorized version using ARM SVE ISA intrinsics. For ksw2 and parasail, we use their open-source vectorized implementations [105, 106] and adapt them to the SVE ISA. We develop a QUETZAL-based implementation for each algorithm evaluated using intrinsics to insert the proposed instructions in the code. We validate the correctness for each QUETZAL implementation by bit-wise comparing their outputs with their corresponding baseline version. For QUETZAL, the execution time reported includes the time the algorithm takes to store the input sequences into the QBUFFERs. We consider the traceback stage execution time in all our experiments.

C. Datasets

For DNA/RNA inputs, the evaluate datasets ranging from 100 base pairs (bp) to 30K base pairs. We use two real datasets (100bp_1, 250bp_1) and two simulated datasets (10Kbp and 30Kbp). Table I summarizes the main characteristics of the evaluated datasets. For the 100bp_1 and 250bp_1 datasets, we use the datasets available in the SneakySnake repository [83]. We generate the 30Kbp dataset following the same methodology as SneakySnake. The 100bp_1 and 250bp_1 datasets are representative of the newest short-read technologies available in the market, ranging from the Illumina
iSeq100 which generates 100bp to the Illumina Next Generation Sequencing (NGS) that generates 300bp [87][107][108]. The 10Kbp and 30Kbp datasets are representative of long-read technologies such as PacBio that released a new HiFi technology that generates long-read in the range of 10K - 30K base pairs [60][61][87]. These sequencing technologies generate Gigabytes of sequences. However, we were compelled to constrain the number of input reads in the datasets to get each experiment simulated in a reasonable time, e.g., days/weeks instead of months. Nevertheless, all the evaluated datasets exceed the LLC capacity significantly. This allows us to represent behaviors indicative of non-cache resident workloads.

For protein alignment, we evaluate the entire BAliBase4 dataset from [109]. For each multiple sequence alignment group in the dataset, we run the pairwise alignment of all possible pairs within the group. For example, for a multiple sequence alignment of 5 sequences, we run 4+3+2+1=10 pairwise sequence alignments.

### D. Comparison between QUETZAL and GPU approaches

We compare the performance of the QUETZAL-based implementations of WFA and ksw2 against WFA-GPU [76] and Gasal2 [75] respectively, two GPU approaches using the same algorithms. In these experiments we use a 16-core CPU featuring QUETZAL and an NVIDIA A40 GPU. We use the open-source implementation available for each GPU approach [110][111].

### VI. Design Space Exploration

In this section, we right-size the QUETZAL hardware implementation through a design space exploration. In QUETZAL, QUETZALs are the critical components with two key parameters (size and number of ports) that directly affect the performance, area, and power consumption of QUETZAL. To size the QUETZALs, we consider the applicability of QUETZAL on both short- and long-read sequencing technologies. For short reads, we consider the Illumina sequencing technology (100 bp), and for long reads, the HiFi PacBio technology (10K - 30 Kbp). Based on these sequencing technologies, we size the QUETZALs to 8KB each for the pattern and text buffers (16KB in total). With the data encoder module in QUETZAL, each QUETZAL could store up to 32.7Kbp sequences that cover both technology use cases (Illumina and HiFi PacBio).

QUETZAL supports direct hardware acceleration of sequences that are up to 30K base pairs through the QUETZALs. Some of the modern sequencing frameworks support sequences that are extremely long, an example is Oxford Nanopore which can support up to 2M base pairs [112]. QUETZAL can support such frameworks through software support. For example, it can utilize read mappers such as minimap2 [31], which can generate shorter subsequences from larger sequences where subsequence length is the same as QBUFFER size, mitigating overheads that might stem from performing sequence alignment on the complete, extremely long sequence. Additionally, windowed [36][42][48] and tiling [113][114] software approaches could also be utilized. These divide the input sequence into shorter subsequences, and thus, for independent processing.

**Number of ports vs performance, area and power consumption:** We compare the impact on performance, area and power consumption of different numbers of QUETZAL read ports. To this end, we evaluate the QUETZAL configurations from Table I. The different QUETZAL versions have been physically implemented using Synopsys’ ICC2 Place and Route tool [115]. Table III shows the area and power consumption. Columns D and E in Table III show the percentage of area overhead that each QUETZAL configuration adds to a Fujitsu A64FX core and System on Chip (SoC) respectively, considering a QUETZAL instance integrated into each core of the SoC. We quantify these overheads using the same methodology proposed by Arima et al. [116].

Fig. 12 depicts the performance results for all the QUETZAL configurations evaluated. Increasing the number of ports directly impacts the performance benefits observed in modern algorithms because the latency required to read data in the QUETZALs is reduced. However, as we use data replication to implement read ports in QBUFFER, area and power significantly increase when a new read port is added. Nevertheless, we implement each bank using a single-ported SRAM to reduce their impact on area. Because of this, even the larger QUETZAL configuration (QZ_8P) features a relatively modest area overhead of 1.41% compared to the Fujitsu A64FX SoC, while providing significant performance improvement. Based on this analysis, we set the QUETZAL configuration to QZ_8P and use it for the rest of our experiments.

### VII. Evaluation

We analyze the performance of QUETZAL for the use cases listed in Section V-B. We evaluate two different QUETZAL approaches, one that only uses the QUETZALs (referred to as

<table>
<thead>
<tr>
<th>TABLE II</th>
<th>INPUT DATASET CHARACTERISTICS.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dataset</td>
<td>Read Length</td>
</tr>
<tr>
<td>100bp-1</td>
<td>100</td>
</tr>
<tr>
<td>250bp-1</td>
<td>250</td>
</tr>
<tr>
<td>10Kbp</td>
<td>10,000</td>
</tr>
<tr>
<td>30Kbp</td>
<td>30,000</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TABLE III</th>
<th>AREA AND POWER COMPARISONS BETWEEN DIFFERENT QUETZAL CONFIGURATIONS (7NM TECHNOLOGY).</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config.</td>
<td>Area</td>
</tr>
<tr>
<td>QZ_1P</td>
<td>0.013mm²</td>
</tr>
<tr>
<td>QZ_2P</td>
<td>0.026mm²</td>
</tr>
<tr>
<td>QZ_4P</td>
<td>0.048mm²</td>
</tr>
<tr>
<td>QZ_8P</td>
<td>0.097mm²</td>
</tr>
</tbody>
</table>

Fig. 12. Relative performance of QUETZAL configurations with different numbers of ports. Results are normalized to the QZ_1P configuration.
QUETZAL) and another one that also includes the functionality of the count hardware and qzcount instruction (referred to as QUETZAL+C). Implementations using only SVE intrinsics are referred to as VEC. Performance results are normalized to the baseline version (compiler auto-vectorization) of each algorithm.

A. Single-core Performance Analysis

Fig. [13]a depicts the single-core performance results for all the evaluated algorithms.

1) Modern DP algorithms: For short reads, QUETZAL and QUETZAL+C provide 1.5× and 2.1× higher performance respectively compared to the VEC algorithm; and 5.1× and 5.5× respectively for long reads. Overall, these performance improvements result from (1) QBUFFERs accelerating memory-indexed instructions by reducing the read access latency to only 2 cycles and (2) the count hardware accelerating the process of counting consecutive matching elements with a single instruction.

When processing short reads, modern algorithms are dominated by both reservation station stalls and cache accesses (as shown in Section II-C). As such, QUETZAL+C provides significantly better performance by reducing the number of instructions executed. On the other hand, when processing long reads, these algorithms are dominated by cache accesses. As such, QUETZAL provides significant performance benefits even when using only the QBUFFERs.

2) Edit distance approximation: On average, a system with QUETZAL+C shows 2.1× and 5.2× better performance than the VEC algorithm for short and long reads respectively. The most time-consuming operation in SS counts the number of consecutive matching elements in different diagonals in the input sequences, and similar to WFA and BiWFA, the QBUFFERs and count ALU hardware efficiently accelerates this operation.

3) Classical DP algorithms: When executing classic DP approaches, we use QUETZAL to reduce the overhead from store-load forwarding operations by storing and directly reading precomputed values from the QBUFFERs. However, classical algorithms are dominated by long dependence chains which overshadow the latency benefits from QUETZAL. Even for long reads, QUETZAL provides modest performance benefits. On average, QUETZAL outperforms SW (ksw2) and NW (parasail) by 1.3× and 1.4×, respectively.

4) Protein sequence alignment: On average, QUETZAL and QUETZAL+C provide 6.0× and 6.6× higher performance respectively when aligning protein sequences. We make one observation. Because of the larger alphabet required in protein alignment, the overall number of edits required increases significantly. As a result, WFA, BiWFA, and SS algorithms feature longer execution time and require more iterations, increasing the number of operations accelerated by the qzshm and qzcount instructions. Thanks to this, QUETZAL provides larger performance benefits with proteins compared to DNA/RNA inputs. We conclude that QUETZAL is highly efficient at improving the performance of ASM algorithms independently of the input alphabet.

B. Multicore scalability and cache memory utilization

Fig. [13]b depicts the multicore scalability evaluation of QUETZAL over all the previously evaluated algorithms and datasets using the QUETZAL+C configuration. All QUETZAL-based implementations demonstrate good performance scalability as thread count increases. Nevertheless, performance does not increase linearly with the number of threads. The main reason is related to the memory bandwidth available. For small input sequences, the cache hierarchy is enough to store all the DP matrices, providing linear speedups. However, for large input sequences, a single DP matrix is significantly larger than the LLC size, and off-chip memory requests are necessary to read and update these matrices. In this case, the number of off-chip memory requests increases with the number of cycles, and thus memory bandwidth limits performance scaling.

Fig. [14]a shows the reduction of memory requests issued to the cache hierarchy from QUETZAL compared to the VEC algorithms. All memory operations to access the input sequences are executed directly in QBUFFERs, significantly reducing the number of memory requests. Moreover, the remaining main memory are strided memory instructions that read and update the DP table. These operations are simpler, and other components, such as the cache prefetcher, are capable of accelerating them efficiently [17].

C. Edit distance approximation + alignment

We evaluate the ability of QUETZAL to accelerate two different algorithms (SS+WFA). We compare the VEC and QUETZAL+C implementations of these algorithms. Fig. [14]b shows the performance comparison for all the experiments using a 16-core machine. On average, QUETZAL outperforms the VEC implementation by 1.8×, 2.7×, 3.6× and 3.1× for the 100bp, 1, 250bp, 10Kbp, and 30Kbp datasets respectively. These experiments demonstrate the flexibility and integration of QUETZAL to handle multiple algorithms in the genome sequence analysis pipeline, achieving notable performance benefits.

D. Comparison with GPU approaches

We evaluate the performance of QUETZAL compared to the GPU-based approaches listed in Section V-D. In our experiments, we use the entire NVIDIA A40 GPU and a 16-core QUETZAL capable CPU to align all the input datasets listed in Section V-C. We evaluate multiple alignment parameters for the GPU implementations and report the best-performing results.

Fig. [15]a shows the throughput results obtained. We make four observations: (1) When processing short sequences, the parallelism offered by GPUs can outperform VEC and QUETZAL designs. However, the NVIDIA A40 GPU consumes >10× more area compared to QUETZAL. (2) The sequence size limits the parallelism offered by GPUs. With longer sequence lengths, the active working set, encompassing metadata, DP matrix, and other structures, increases significantly. Consequently, the available on-chip memory can serve only a small number of GPU threads, an effect called low occupancy, which significantly reduces the performance for long sequences compared to shorter sequences [38, 76, 77]. For example, GPU approaches outperform WFA (VEC) and SW (VEC) by 2.0× and 1.3×, respectively, which represents a performance drop of 40% and 83%, respectively, compared to short sequences. (3) As analyzed in Section II-C, when processing long sequences, the execution time of modern genome sequence analysis algorithms is dominated by memory-indexed instructions. QUETZAL efficiently accelerates
these instructions, providing notable performance benefits. On average, QUETZAL outperforms Gasi2 and WFA-GPU (two open-source GPU implementations) by 1.1× and 2.7×, respectively, for long sequences. (4) With the widespread adoption of long-read sequencing technologies in bioinformatics [7, 46, 47, 78, 79], leveraging QUETZAL allows CPUs to achieve higher throughput compared to GPUs, with small area overheads.

E. Comparison to domain-specific accelerators

Comparing different accelerators is not a trivial task due to the differences in the algorithms, architectures, and target technologies. GCUPS (Giga Cells Updated Per Second) [18, 72] is a commonly used metric to report the maximum DP-elements a solution can process per second. The calculation of GCUPS involves considering two factors: (1) the number of DP-cells calculated per alignment and (2) the average time taken by an algorithm to process an alignment. Table IV presents a comparative analysis of QUETZAL against several genome sequence analysis accelerators, using the PGCPUS (Peak GCUPS) metric, which represents the highest reported throughput achieved by an algorithm in processing an alignment. The area of each evaluated accelerator is scaled to a 7nm technology node.

GenASM [30] and Darwin [119] outperform QUETZAL by 2.7× and 1.2×, but are limited to specific algorithms and alignment parameters. QUETZAL, however, can handle various algorithms and alignment parameters. QUETZAL achieves 0.6× and 4.1× throughput per area compared to WFAasic with and without backtracking respectively. WFAasic lacks hardware for processing the backtracking stage, necessitating data transfer to the host for execution, thereby leading to low performance. GenDP [67] is a domain-specific accelerator designed to accelerate classical DP algorithms, while QUETZAL excels in accelerating modern, more efficient algorithms, resulting in significant performance gains (10.9×) over GenDP.

While fixed-function accelerators can outperform QUETZAL in some cases, QUETZAL design offers three unique features. First, QUETZAL has the capability to accelerate various algorithms and steps within the genome sequence analysis pipeline, distinguishing itself from certain accelerators that may only support a subset of these steps or algorithms. Second, QUETZAL is cost-effective as it can be integrated within a general-purpose CPU pipeline with a small silicon area overhead. In contrast, the design and introduction of new domain-specific accelerators in the market incur high design and verification costs. Third, instead of designing algorithm-specific hardware, QUETZAL integrates primitive ISA instructions (e.g., memory-indexed instructions and data format transformations) and their hardware acceleration support. These are broadly applicable to workloads even beyond the domain of genome sequence analysis (a design philosophy similar to NVIDIA’s DPX instructions [63]) as discussed in Section III-E.

---

**TABLE IV**

<table>
<thead>
<tr>
<th>Study</th>
<th>Device</th>
<th>Num. PEs</th>
<th>Area</th>
<th>PGCUPS/mm²</th>
</tr>
</thead>
<tbody>
<tr>
<td>QUETZAL</td>
<td>CPU</td>
<td>1 PE</td>
<td>0.971mm²</td>
<td>554.8</td>
</tr>
<tr>
<td>Core+QUETZAL</td>
<td>CPU</td>
<td>1 PE</td>
<td>2.89mm²</td>
<td>870.5</td>
</tr>
<tr>
<td>GenASM [30]</td>
<td>ASIC</td>
<td>32 PE</td>
<td>1.37mm²</td>
<td>1491.8</td>
</tr>
<tr>
<td>WFAasic [22]</td>
<td>ASIC</td>
<td>1 PE</td>
<td>0.45mm²</td>
<td>136.1</td>
</tr>
<tr>
<td>WFAasic</td>
<td>ASIC</td>
<td>1 PE</td>
<td>0.45mm²</td>
<td>136.1</td>
</tr>
<tr>
<td>GenDP [67]</td>
<td>ASIC</td>
<td>64 PE</td>
<td>5.82mm²</td>
<td>51.0</td>
</tr>
<tr>
<td>Darwin [68]</td>
<td>ASIC</td>
<td>64 PE</td>
<td>5.06mm²</td>
<td>685.6</td>
</tr>
</tbody>
</table>
F. Accelerating other application domains with QUETZAL

We designed QUETZAL considering the general performance bottlenecks that prevent efficient vectorization of multiple genome sequence analysis applications. Such bottlenecks arise in many other applications. Therefore, the hardware of QUETZAL can be used to accelerate applications beyond genome sequence analysis. We demonstrate the generality of QUETZAL by accelerating two kernels out of the scope of genome sequence analysis. We evaluate the Sparse Matrix Vector (SpMV) multiplication and histogram calculation algorithms with the methodology proposed by Pavon et al. [22]. These algorithms target scratchpad-like hardware structures for vector architectures. We modify the aforementioned algorithms to use QUETZAL instructions. For SpMV, the algorithm stores segments from the input vector in QUETZAL. All memory-indexed instructions are executed directly in QUETZAL using the qzmm instruction. We evaluate the histogram algorithm from Section II-E.

Fig. 15.b depicts the average speedup for both algorithms. QUETZAL outperforms vectorized SpMV and histogram algorithms by 1.94× and 3.02×, respectively. We conclude that QUETZAL is not only (1) highly effective at improving the performance of multiple genome sequence analysis algorithms but also (2) a general solution capable of accelerating other application domains as well.

VIII. RELATED WORK

We have comprehensively evaluated QUETZAL with several well-known edit distance and alignment algorithms, including SneakySnake [18][35], Needleman-Wunsch [22], Wavefront Algorithm [32][33], and Bidirectional WFA [34][35]. Our experiments demonstrate that QUETZAL significantly improves the performance of these algorithms.

On the software side, a large body of work proposes a wide range of exact and heuristic algorithms for pairwise sequence alignment (e.g., [24][25][27][31][36][38]). QUETZAL supports both exact and heuristic algorithms. While the performance of prior software approaches is limited by the underlying hardware, QUETZAL presents a hardware-software co-design that significantly improves performance while being programmable to support the emerging landscape of modern genome sequence analysis algorithms.

The use of graphics processing units (GPUs) for pairwise sequence alignment has gained significant attention in recent years (see, e.g., [38][72][75][121][123]). The parallelism and high memory bandwidth of GPUs make them an attractive hardware platform. However, as shown in our experiments, when processing long sequences, the size of the active working set limits the performance of GPUs. QUETZAL provides better performance when processing long sequences thanks to QUETZAL that are specially designed to efficiently accelerate memory-indexed instructions.

On the hardware side, many domain-specific genome analysis accelerators have been proposed based on FPGA (e.g., [18][19][51][124][127]) and application-specific integrated circuit (ASIC) (e.g., [36][38][45][46][67][68][119]) designs. These accelerators exhibit high parallelism, throughput, and energy efficiency. However, they typically lack programmability, i.e., cannot execute new or different algorithms than those targeted in their original design. This makes it inefficient to, for example, alternate between multiple algorithms (e.g., edit distance approximation with SneakySnake and pairwise sequence alignment with WFA). Therefore, alternating between multiple algorithms with specialized accelerators requires constantly moving data between the accelerators and the host machine. In contrast, QUETZAL is highly flexible and does not require additional hardware changes to support a new algorithm, but only coding and recompilation. Moreover, QUETZAL is directly connected to the execution datapath, and thus does not require data offloading to operate.

Recently, Gu et al. proposed GenDP [67], an acceleration framework for DP algorithms. Similar to QUETZAL, GenDP aims to provide an efficient hardware accelerator capable of accelerating multiple algorithms. GenDP is a programmable accelerator that incurs high design and verification costs. In contrast, QUETZAL is a solution based on commercially available CPUs, which can be integrated into the core’s vector datapath in a cost-effective manner.

IX. CONCLUSIONS

We propose QUETZAL, a universal approximate string matching (ASM) vector acceleration framework that supports a large number of state-of-the-art ASM algorithms. We first analyze the limitations of genome sequence alignment algorithms and propose novel vector instructions that address these limitations. We design a novel vector accelerator that implements these instructions. By integrating this cost-effective vector accelerator hardware and instructions with a general-purpose CPU’s vector datapath, QUETZAL provides both efficiency and programmability that makes it relevant for speeding up modern and emerging genome sequence analysis workloads. We evaluate the effectiveness of QUETZAL using three use cases: sequence aligners, edit distance approximation, and a combination of both. We demonstrate that QUETZAL is an area- and power-efficient scratchpad-based implementation that can greatly accelerate a large number of ASM algorithms, supporting both short and long reads.

X. ACKNOWLEDGEMENTS

The authors would like to thank all of our anonymous reviewers for their valuable feedback, meticulous reviews and comments, which have allowed us to improve this work considerably. This work has been partially supported by the Spanish Ministry of Science and Innovation (PID2019-107255GB-C21 / AEI / 10.13039/501100011033). We acknowledge the generous gifts provided by our industrial partners, including IBM, Google, Huawei, Intel, Microsoft, and VMware. This research was partially supported by the EU Horizon project BioPIM (grant agreement 101047160), the AI Chip Center for Emerging Smart Systems Limited (ACCESS), the Swiss National Science Foundation (SNSF), Semiconductor Research Corporation (SRC), and the ETH Future Computing Laboratory (EFCL).

REFERENCES


