

SlimNoC: A Low-Diameter On-Chip Network Topology for High-Energy Efficiency and Scalability


Maciej Besta, Syen Minhaj Hassan, Sudhakar Yalamanchili, Rachata Ausavarungnirun, Onur Mutlu, Torsten Hoefler




(1) Key motivation

Massively parallel chips require energy-efficient, cost-effective, and high-performance topologies

PEZY-SC2: 2048 cores




Adapteva Epiphany: 1024 cores



SW26010: 260 cores



(3) Slim Fly on a chip?



WHY NOT JUST USE SLIM FLY AS AN ON-CHIP NETWORK?


(2) Inspiration: Slim Fly

Slim Fly [1] ensures the lowest radix (port count) for a given node count and for a fixed diameter (we use two)... Sounds ideal for an on-chip setting?

[1] M. Besta and T. Hoefler, Slim Fly: A Cost Effective Low-Diameter Network Topology, SC14.


Key idea:

Lower diameter and thus average path length: fewer routers and wires required, resulting in lower cost and power consumption.




Key method:

Optimize towards the Moore Bound: the upper bound on the number of vertices in a graph with given diameter D and radix k .



$$MB(D, k) = 1 + k + k(k - 1) + k(k - 1)^2 + \dots$$

SO HOW DOES IT FAIR?




Bad! No clear advantages from a topology that is close-to-optimal in the radix-size-diameter tradeoff

Why?

Problem with large buffers:


Near-best radix-size-diameter tradeoff, but... Long wire: traversing the whole die requires large input buffers for full link utilization




Another problem: a lack of configurations satisfying various NoC technological constraints

(4) Slim NoC: Extending Slim Fly to the on-chip setting


(4.1) Generic layout models:




(4.2) Efficient layouts:




(4.3) Layout advantages:



(4.4) NoC configurations with non-prime finite fields:




(4.5) Slim NoC Router microarchitecture:




(5) Key Slim NoC results

A LOW-LATENCY TOPOLOGY




AN AREA- AND ENERGY-EFFICIENT TOPOLOGY



SLIM NoC ADVANTAGES

A POWER-PERFORMANCE-SWEETSPOT TOPOLOGY



A HIGHLY-SCALABLE TOPOLOGY

