

# Aging-Aware Request Scheduling for Non-Volatile Main Memory

Shihao Song  
Drexel University  
USA

Anup Das  
Drexel University  
USA

Onur Mutlu  
ETH Zürich  
Switzerland

Nagarajan Kandasamy  
Drexel University  
USA

## ABSTRACT

Modern computing systems are embracing non-volatile memory (NVM) to implement high-capacity and low-cost main memory. Elevated operating voltages of NVM accelerate the aging of CMOS transistors in the peripheral circuitry of each memory bank. Aggressive device scaling increases power density and temperature, which further accelerates aging, challenging the reliable operation of NVM-based main memory. We propose HEBE, an architectural technique to mitigate the circuit aging-related problems of NVM-based main memory. HEBE is built on three contributions. First, we propose a new analytical model that can dynamically track the aging in the peripheral circuitry of each memory bank based on the bank's utilization. Second, we develop an intelligent memory request scheduler that exploits this aging model at run time to de-stress the peripheral circuitry of a memory bank only when its aging exceeds a critical threshold. Third, we introduce an isolation transistor to decouple parts of a peripheral circuit operating at different voltages, allowing the decoupled logic blocks to undergo long-latency de-stress operations independently and off the critical path of memory read and write accesses, improving performance. We evaluate HEBE with workloads from the SPEC CPU2017 Benchmark suite. Our results show that HEBE significantly improves both performance and lifetime of NVM-based main memory.

### ACM Reference Format:

Shihao Song, Anup Das, Onur Mutlu, and Nagarajan Kandasamy. 2021. Aging-Aware Request Scheduling for Non-Volatile Main Memory. In *26th Asia and South Pacific Design Automation Conference (ASPDAC '21), January 18–21, 2021, Tokyo, Japan*. ACM, New York, NY, USA, 8 pages. <https://doi.org/10.1145/3394885.3431529>

## 1 INTRODUCTION

DRAM has been the technology choice for implementing main memory due to its relatively low latency and low cost. However, DRAM is a fundamental performance and energy bottleneck in almost all computing systems, and it is experiencing significant technology scaling challenges [22, 36, 40, 54, 59–61]. Recently,

DRAM-compatible, yet more technology-scalable alternative non-volatile memory (NVM) technologies such as Phase-Change Memory (PCM), are being explored [44, 46–48, 57, 64, 69–71, 81, 84, 85, 94, 100].<sup>1</sup>

Compared to DRAM, NVM requires higher voltages to read and program memory cells. We investigate the internal architecture of the peripheral circuitry of each memory bank and find that such circuitry consists of transistors built using CMOS and FinFET [28]. When operated at high voltage and temperature, over time the transistor's parameters can strongly drift from their nominal values. This is called *aging*. In fact, in scaled technology nodes, aging happens even under nominal conditions from the very start of device use. The most important breakdown mechanism is the Bias Temperature Instability (BTI) [43, 92]. Strongly depending on the workload, BTI is highly variable and largely reversible under nominal conditions upon removal of the stress voltage. However, if the peripheral circuitry is used continuously for long durations at elevated operating conditions, the BTI induced parameter drifts in peripheral circuitry cannot be reversed [98], leading to permanent functional degradation and hardware faults.

As process technology scales down to smaller dimensions due to NVM's CMOS-compatible scaling [96], aging issues are expected to get exacerbated due to the increase in the electric field and power density, which leads to higher chip temperatures and, consequently, the acceleration of BTI. Current methods for improving aging are overly conservative, since they estimate transistor aging in a peripheral circuitry *statically*, assuming worst-case operating conditions [31]. Based on such worst-case estimates, these methods de-stress each peripheral circuitry periodically at a fixed interval, without tracking its actual aging. Therefore, these methods significantly and unnecessarily constrain performance.

Our **goal** is to design a dynamic policy to track the aging in the peripheral circuitry of each memory bank based on the operating voltages needed to serve read and write requests from the bank, and dynamically schedule its de-stress operation only when its aging exceeds a critical threshold. Our architectural approach to mitigate aging in NVM, called HEBE,<sup>2</sup> is built on three contributions.

**Contribution 1.** We develop a new, accurate analytical model to estimate transistor aging in peripheral circuitry of each memory bank. Our model dynamically tracks aging in response to a memory controller's request scheduling decisions such as serving a read (which requires 2.85V) vs. a write (which requires 3.7V). To use this model at run time, we leverage the associative property of our analytical formulation, a direct reflection of the underlying

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [permissions@acm.org](mailto:permissions@acm.org).

ASPDAC '21, January 18–21, 2021, Tokyo, Japan

© 2021 Association for Computing Machinery.

ACM ISBN 978-1-4503-7999-1/21/01...\$15.00

<https://doi.org/10.1145/3394885.3431529>

<sup>1</sup>NVMs are also used for synaptic storage in neuromorphic computing [4, 5, 8, 53, 82].

<sup>2</sup>In Greek mythology, Hebe (pronounced hee.bee) is the goddess of youth [93].

physical failure mechanism, allowing us to express aging in terms of offline-computed *unit aging* parameters (described in Section 3). Our memory controller uses these parameters to estimate aging in a peripheral circuitry based on the number of read and write requests that are served via the circuitry.

**Contribution 2.** We develop a new, intelligent memory request scheduler that prioritizes requests to banks whose peripheral circuits are currently active but not serving any memory request, over other requests, including the long-outstanding ones. This straightforward and greedy policy is controlled in two ways. First, the memory controller uses our new aging model to track the aging of a peripheral circuitry, de-stressing the circuitry only when its aging exceeds a critical threshold. Second, the memory controller uses thresholding to avoid starvation of memory requests.

**Contribution 3.** We introduce an isolation transistor in each peripheral circuitry to decouple its logic blocks operating at different supply voltages during read and write accesses (see Fig. 1). The decoupled architecture allows these logic blocks to be de-stressed based on their respective aging levels. Our request scheduler exploits this decoupled architecture to schedule the long-latency de-stress operations off the critical path of accesses, reducing bank occupancy and improving performance.

We evaluate HEBE with workloads from the SPEC CPU2017 Benchmark suite [7]. Our results show that HEBE significantly improves both performance and lifetime of NVM-based main memory.

## 2 BACKGROUND

NVM, like DRAM [22, 42, 49, 78], is organized hierarchically [56, 58, 73, 81, 84, 85, 100]. For example, a 128GB NVM can have 2 channels, 1 rank/channel and 8 banks/rank. A bank can have 64 partitions [81]. Each bit in NVM is represented by the resistance of an NVM cell: low resistance is logic ‘1’ and high resistance is logic ‘0’. An NVM cell is read and programmed by driving current through it using per bank peripheral circuitry (see Fig. 1). Peripheral circuitry consists of sense amplifiers (SA) to read and write drivers (WD) to program. WD consists of the write pulse shaper (PS) logic, which generates the current pulses necessary for SET and RESET operations, and the verify (VF) logic, which verifies the correctness of these operations [25].




Figure 1: Architecture of NVM peripheral circuitry [81].

In addition to the regular read and write mode of operations, peripheral circuitry can also be in 1) *idle* mode, where it does not serve any request, and 2) *de-stress* mode, where it is powered down. Table 1 reports the operating voltages of the three logic blocks

in a peripheral circuitry during read, write, idle, and de-stress operations [73]. Voltages higher than the nominal 1.2V supply are generated using the two on-chip charge pumps shown in Figure 1. These high voltages induce aging of the transistors in the peripheral circuitry logic blocks. We focus on BTI failures.




Figure 2: Threshold voltage ( $V_{th}$ ) shift due to BTI.

BTI is a failure mechanism in a transistor, where positive charge is trapped in the oxide-semiconductor boundary underneath the gate [26]. BTI manifests as 1) decrease in drain current and transconductance, and 2) increase in off current and threshold voltage  $V_{th}$ . Figure 2 illustrates the stress and recovery of the threshold voltage of a transistor on application of a high ( $V_{read}/V_{write}$ ) and a low ( $V_{de-stress}$ ) voltage. We observe that both stress and recovery depends on the time of exposure to the corresponding voltage level. This implies that when peripheral circuitry is de-stressed, the BTI aging of its transistors partially recovers from stress. To compute the overhead due to de-stress operations, we assume that the memory controller issues a de-stress command to a memory bank once every  $tDSI$ , the *de-stress interval*. Each de-stress operation completes within a time interval  $tDSC$ , the *de-stress cycle time*. Hence, the performance overhead (i.e., data throughput loss) due to periodic de-stress is

$$\text{de-stress overhead} = tDSC/tDSI. \quad (1)$$

The overhead due to periodic de-stress (as implemented in conservative approaches such as [31]) is significant in current NVM devices, and it is expected to become even more performance-critical in the future as NVM chip capacity increases [73].

Operating mode	Operating voltage		
	pulse shaper (PS)	verify (VF)	sense amplifier (SA)
Read	1.2V	1.2V	2.85V
Write (program)	3.7V	2.85V	1.2V
Idle	1.2V	1.2V	1.2V
De-stress	$< V_{th}$	$< V_{th}$	$< V_{th}$

Table 1: Operating voltage of the three logic blocks in peripheral circuitry during read, write, idle, and de-stress [73]. The threshold voltage ( $V_{th}$ ) of a CMOS transistor is between 0.7V and 1V at scaled nodes.

Figure 3 shows the shift in threshold voltage of a transistor in a memory bank’s peripheral circuitry when executing a microbenchmark with  $tDSI$  set to 10 and 100 requests, respectively.<sup>3</sup>

We observe that the shift in the threshold voltage is higher for larger de-stress interval  $tDSI$ . This is because when we set  $tDSI$  to a large value, the transistor is exposed to a stress voltage for a long duration between two consecutive de-stress operations. Therefore, the large parameter drift it encounters in this duration cannot be reversed during the next de-stress operation. The parameter drift

<sup>3</sup>The microbenchmark we use for this evaluation consists of alternating read and write requests to randomly selected PCM locations.

continues to accumulate over time, resulting in a large shift in the threshold voltage as shown in the figure. Therefore, it is better to set the  $tDSI$  to a small value, which allows most of the parameter drifts to be reversed during each de-stress operating, resulting in a lower threshold voltage shift.




Figure 3: Shift in  $V_{th}$  for  $tDSI = 10$  and 100.

However, setting a lower  $tDSI$  leads to a higher de-stress related performance overhead, which we formulate in Equation 1. HEBE exploits this performance-reliability trade-off using its new intelligent memory request scheduler (see Sec. 5).

### 3 NEW AGING MODEL OF HEBE

In this section, we introduce the new aging model of HEBE. The BTI lifetime [3, 17–20, 80, 83, 85] of a transistor is

$$MTTF_{BTI} = \frac{A}{V^\gamma} e^{\frac{E_a}{KT}}, \quad (2)$$

where  $A$  and  $\gamma$  are material-related constants,  $E_a$  is the activation energy,  $K$  is the Boltzmann constant,  $T$  is the temperature, and  $V$  is the overdrive gate voltage of the transistor.<sup>4</sup> BTI failures can also be modeled using the Weibull distribution with a scale parameter  $\alpha$  and a slope parameter  $\beta$ . The reliability, defined as the probability of correct operation of the transistor, at time  $t$  is given by [6, 21, 29, 86]

$$R(t) = e^{-\left(\frac{t}{\alpha(V)}\right)^\beta}, \quad (3)$$

with the corresponding MTTF computed as

$$MTTF = \int_0^\infty R(t) dt = \alpha(V) \Gamma\left(1 + \frac{1}{\beta}\right), \quad (4)$$

where  $\Gamma$  is the Gamma function. Using the expressions for MTTF from Equations 2 and 3, and rearranging, we obtain the expression for the scale parameter  $\alpha$  as

$$\alpha(V) = \frac{A}{V^\gamma} e^{\frac{E_a}{KT}} \left/ \Gamma\left(1 + \frac{1}{\beta}\right)\right. . \quad (5)$$

Figure 4 shows the operating voltage of PS, VR, and SA blocks in the peripheral circuitry of a memory bank when serving read and write requests from the bank. We observe that the operating voltage of the logic blocks in a memory bank's peripheral circuit changes over time based on whether the peripheral circuit is idle or serving read or write requests. Existing aging models such as [15, 21, 86] assume constant operating voltage for the logic blocks. Therefore, these models cannot be effectively used to estimate the aging in a memory bank's peripheral circuitry.

We illustrate how we formulate aging of each of these three logic blocks in peripheral circuitry, starting with the PS logic. Let  $[t_i, t_{i+1})$  be the  $(i+1)$ th time interval with  $\Delta t_i = t_{i+1} - t_i$  and  $V_i$  be the gate overdrive voltage in this time interval  $t_i$ . The reliability of the PS logic at the start of execution is

$$R(t)|_{t=t_0} = 1. \quad (6)$$

<sup>4</sup>Overdrive voltage is defined as the voltage between transistor gate and source ( $V_{GS}$ ) in excess of the threshold voltage ( $V_{th}$ ), where  $V_{th}$  is the minimum voltage required between gate and source to turn the transistor on.

At the end of the first interval (i.e., after servicing the first read request), the reliability of the PS logic is

$$R(t_1^-) = e^{-\left(\frac{t_1}{\alpha(V_0)}\right)^\beta}. \quad (7)$$

Using the term  $\theta$  to represent reliability degradation during this interval  $[t_0, t_1)$ , the reliability at the beginning of the second interval (i.e., right after the start of the first idle period) is

$$R(t_1^+) = e^{-\left(\frac{t_1+\theta}{\alpha(V_1)}\right)^\beta}. \quad (8)$$

Due to the continuity of the reliability function, we can equate Equations 7 & 8 to compute  $\theta$  as

$$\theta = \left(\frac{\alpha(V_1)}{\alpha(V_0)} - 1\right) t_1. \quad (9)$$

Substituting Eq. 9 in Eq. 8, reliability at time  $t_2$  is

$$R(t_2) = e^{-\left(\frac{\Delta t_1}{\alpha(V_1)} + \frac{\Delta t_0}{\alpha(V_0)}\right)^\beta}. \quad (10)$$

We can extend this equation to compute the reliability of the PS logic at the end of execution (i.e., after servicing the last write request from the bank in Fig. 4) as

$$R(t_s) = e^{-\left(\sum_{i=1}^n \frac{\Delta t_i}{\alpha(V_i)}\right)^\beta}, \quad (11)$$




Figure 4: Operating voltage of PS, VR, and SA logic blocks in peripheral circuitry of a bank when serving read and write requests. (Overdrive voltage = operating voltage -  $V_{th}$ ).

The aging  $\mathcal{A}_{PS}$  of the PS logic is

$$\mathcal{A}_{PS} = \sum_{i=1}^n \frac{\Delta t_i}{\alpha(V_i)}, \text{ such that } R(t_s) = e^{-(\mathcal{A}_{PS})^\beta}, \quad (12)$$

where the scaling factor  $\alpha(V_i)$  can be calculated using Eq. 5.

We observe that Eq. 12 follows the *associative property*, a direct reflection of the underlying BTI failure mechanism. In other words, the aging accrued in each bank's peripheral circuitry is independent of the order in which the reads and writes are scheduled to the bank. Eq. 12 can be rewritten using memory timing parameters as

$$\mathcal{A}_{PS} = n_r \cdot \mathcal{U}_r + n_w \cdot \mathcal{U}_w + n_i \cdot \mathcal{U}_i, \text{ where} \quad (13)$$

$$\mathcal{U}_r = \frac{tRC_r}{\alpha(1.2)}, \mathcal{U}_w = \frac{tRC_w}{\alpha(3.7)}, \text{ and } \mathcal{U}_i = \frac{1}{\alpha(1.2)}$$

where,  $tRC$  is the row cycle time,  $n_r$  and  $n_w$  are the number of read and write requests, respectively, and  $n_i$  is the number of memory clock cycles for which the PS logic is idle.  $\mathcal{U}_r$  and  $\mathcal{U}_w$  represent respectively, the aging accrued in peripheral circuitry when serving a read and a write request, and  $\mathcal{U}_i$  represents the aging accrued per clock cycle when the peripheral circuitry is idle.  $\mathcal{U}_r$ ,  $\mathcal{U}_w$ , and  $\mathcal{U}_i$  are called *unit aging parameters*, which the memory controller


uses to track the aging of the PS logic in peripheral circuitry by simply recording 1) the number of read and write requests that are served from the bank, and 2) the number of idle clock cycles during workload execution. We note that these factors (read/write requests and the idle periods) cannot be known with certainty at design-time. Therefore, design-time aging estimates are not accurate.

The aging of VR and SA logic blocks (represented as  $\mathcal{A}_{VR}$  and  $\mathcal{A}_{SA}$ , respectively) can be computed in a similar way using Eq. 13. To obtain the overall aging, we combine these individual aging values considering the peripheral circuitry to be a *series* failure system, where the first instance of any logic block failing causes the entire peripheral circuit to fail. Therefore, the overall aging is

$$\mathcal{A} = \max\{\mathcal{A}_{PS}, \mathcal{A}_{VR}, \mathcal{A}_{SA}\}. \quad (14)$$

## 4 DECOUPLED PERIPHERAL CIRCUIT ARCHITECTURE OF HEBE

In the baseline system, when peripheral circuitry is de-stressed, its three logic blocks (PS, VR, and SA) are de-stressed simultaneously. Once de-stressed, these logic blocks take several memory cycles ( $t_{DSC}$ ) before they can be used to serve memory requests again. In recent designs,  $t_{DSC} = 10$  cycles [73]. Therefore, frequent de-stress operations can lead to high performance overhead (Eq. 1). To reduce this overhead, we analyze the average aging of the PS, VR, and SA blocks in a memory bank’s peripheral circuitry at the time when they are de-stressed during workload execution. Figure 5 plots these results for the workloads described in Section 6 with  $t_{DSI}$  set to 100. We make the following two key observations.



**Figure 5: Average aging in arbitrary units (a.u.) of the PS, VR, and SA logic blocks in peripheral circuitry, at the time when they are de-stressed for our evaluated workloads.**

First, the average aging of these logic blocks varies widely across different workloads due to the difference in memory requests. Second, at the time when a de-stress is initiated, the average aging for these three logic blocks are different and lower than the aging threshold. This is because in the baseline design, a peripheral circuit is de-stressed at its entirety, when the aging in any one of its three logic blocks exceeds the aging threshold.

Based on these observations and the connectivity of the logic blocks to the two charge pumps (see Fig. 1), we introduce an isolation transistor (M) to decouple the VR logic from the PS logic inside the write driver, allowing us to track and de-stress the logic blocks individually, as opposed to de-stressing the entire peripheral circuitry at once. Table 2 summarizes the new controls, which we enable using the isolation transistor.

Using these new decoupled control mechanism, HEBE’s request scheduler (Section 5) can de-stress logic blocks in a bank’s peripheral circuitry off the critical path of accesses, lowering bank occupancy and improving performance. We observe that the read charge pump is shared between the SA and VR logic blocks (see Figure 1).

Therefore, when HEBE de-stresses the SA because SA’s aging exceeds the critical aging threshold, the VR logic also gets de-stressed, preventing the write driver from serving write requests. To address this, we exploit the decoupled program and verify-based write operations in PCM [25]. If a write request needs to be scheduled concurrently with the de-stress operation of SA, HEBE schedules only the program step of the write operation (which utilizes the PS block) concurrently with the de-stress operation, while the verify step is scheduled after the de-stress operation completes.

Charge Pump Control		Peripheral Circuit Action		
Read	Write	PS	VR	SA
Baseline Control				
Active	Active	Active	Active	Active
Discharged	Discharged	De-stress	De-stress	De-stress
Proposed Decoupled Control				
Active	Active	Active	Active	Active
Discharged	Active	Active	De-stress	De-stress
Active	Discharged	De-stress	Active	Active
Discharged	Discharged	De-stress	De-stress	De-stress


**Table 2: Controlling de-stress ops. using charge pumps.**

## 5 INTELLIGENT MEMORY REQUEST SCHEDULER OF HEBE

We design a new memory request scheduling policy to control the aging in the peripheral circuitry within each memory bank using our new aging model (Section 3) and the decoupled peripheral circuit architecture (Section 4).

### 5.1 High-level Overview

We describe HEBE in the context of DRAM-PCM hybrid memory, where embedded DRAM (eDRAM) is used as a write cache to PCM main memory as shown in Figure 6.<sup>5</sup> The baseline memory controller architecture consists of a read-write queue (rwQ) to buffer PCM requests. The key idea of HEBE’s scheduling policy is to 1) improve performance by lowering the de-stress overhead, 2) minimize wasted memory cycles during which a bank is idle with its peripheral circuitry accruing BTI aging, and 3) prevent a request from being delayed too much.



**Figure 6: Request and de-stress scheduling in HEBE.**

### 5.2 Detailed Design of HEBE

Figure 6 shows the detailed design of HEBE, which introduces five new components to the baseline memory controller design as highlighted in the figure.

<sup>5</sup>Even though we use eDRAM as cache to PCM in our implementation and evaluations, HEBE is applicable to any type of hybrid memory or standalone PCM memory.

The *first* component is the *status table (sTab)*. HEBE uses this table to record if a memory bank is available to serve a PCM request. sTab requires one 1-bit entry for each PCM bank. For 128 banks in a 128GB PCM (see our simulation parameters in Table 3), HEBE requires 128 bits of storage for sTab.

The *second* component is the *access table (aTab)*. HEBE uses this table to record the number of memory cycles for which a memory bank’s peripheral circuitry is active since the last de-stress operation of the bank. Since peripheral circuitry operates at a different voltage when it is idle than when it is serving a read or a write request, the aging model of HEBE requires the exact number of cycles for which a peripheral circuit is idle and serving read and write requests. Therefore, each aTab entry contains one 16-bit field for recording the idle cycles, and two 4-bit fields for recording the number of read and write requests. For 128GB PCM with 1GB per bank, HEBE requires 3Kb (= 128 x 24 bits) of storage.

The *third* component is the *unit aging table (uTab)*. HEBE uses this table to store the unit aging parameters (Eq. 13). Since the three unit aging parameters are the same for every peripheral circuitry in PCM, there are only three 32-bit entries in this table, one for each of these parameters, requiring a total of 96 bits for uTab.<sup>6</sup>

The *fourth* component is the *request selection*. HEBE uses this component to select a request from the rwQ to schedule to PCM. Figure 7 shows the flowchart of HEBE’s request selection mechanism. After scheduling a request from the rwQ, the memory controller checks to see if the number of clock cycles for which a request is outstanding in the rwQ is smaller than the *backlogging threshold (th<sub>b</sub>)*. If the backlogging threshold is exceeded, the request is dequeued and served next. Otherwise, the memory controller selects an outstanding request from the rwQ that is to a bank whose peripheral circuitry has the highest number of idle cycles since the time it served a request from the bank.




Figure 7: Memory request and de-stress selection in HEBE.

The *final* component is the *de-stress selection logic*. HEBE uses this component to schedule de-stress operations in PCM banks. For this purpose, HEBE uses two thresholds – the aging threshold ( $th_a$ ) and the idle threshold ( $th_i$ ). The aging threshold is used to control the aging of peripheral circuitry in PCM in order to achieve a target lifetime. The idle threshold is used to limit the duration during which a peripheral circuit accrues aging without doing any useful work. The de-stress selection logic is also shown in Figure 7. If the selected memory request is to a bank whose peripheral circuitry exceeds either of the two thresholds, the memory controller schedules a de-stress operation to the bank. Otherwise, the request is scheduled to PCM.

<sup>6</sup>For simplicity, we have not considered process variation across different peripheral circuitry of different PCM banks.

### 5.3 Overhead of HEBE

HEBE requires a total storage of 3.2Kb for a PCM memory of 128GB capacity and 128 banks. The timing overhead of the request and de-stress selection is overlapped with the timing of an ongoing read or a write request, incurring minimal impact on the critical path of PCM read and write accesses. Therefore, HEBE’s request scheduling introduces marginal performance overhead. On the contrary, HEBE improves performance compared to other approaches by reducing the de-stress related performance bottleneck (see Section 7.1).

## 6 EVALUATION METHODOLOGY

We evaluate HEBE for phase-change memory (PCM), one of the matured NVM technologies. We configure PCM as main memory with eDRAM as its write cache. This is similar to the architecture of IBM POWER 9 [77]. Our simulation framework includes the following components with parameters listed in Table 3.

- Cycle-level in-house x86 multi-core simulator. We configure this to simulate 8 out-of-order cores.
- Main memory simulator, closely matching the JEDEC Non-volatile Dual In-line Memory Module (NVDIMM) specifications [45]. This simulator is composed of Ramulator [41], to simulate DRAM and an cycle-level in-house NVM simulator, based on NVMain [68].
- Power and latency for DRAM and NVM are based on Intel/Micron’s 3D Xpoint specification [73]. Energy is modeled for DRAM using DRAMPower [9] and for NVM using NVMain with parameters from [73].

Processor	8 cores, 3 GHz, out-of-order
L1-I/D cache	Private 64KB per core, 4-way
L2 cache	Shared, 4MB, 8-way
DRAM	8GB, Micron DDR3
Main Memory	1 channel, 8 rank/channel, 8 banks/rank, 128 sub-arrays/bank, 512 rows/sub-array
PCM	128GB, Micron DDR3 [73]
Main Memory	2 channels, 1 rank/channel, 8 banks/rank, 64 partitions/bank, 128 tiles/partition, 4096 rows/tile

Table 3: Major simulation parameters.

Table 4 reports the timing parameters for PCM reads and writes. These parameters are based on Micron’s 128GB PCM module [73].

	tRCD	tRAS	tRP	tRC	
Read	3.75ns	55.25ns	1ns	56.25ns	
	tRCD	tBURST	tWR	tRP	tRC
Write	75ns	15ns	190ns	1ns	209.75ns

Table 4: PCM timing parameters based on [73].

We evaluate 10 billion instructions of ten workloads from the SPEC CPU2017 benchmarks [7] (see Table 5).

We evaluate the following techniques.

- *Baseline* [84] de-stresses peripheral circuitry of each NVM bank with a fixed  $t_{DSI}$  of 100, without tracking their aging. Memory requests are scheduled using the FR-FCFS policy [76, 104].

- *HEBE* tracks the aging in CMOS transistors in peripheral circuitry of each bank and de-stresses them only when their aging exceeds the aging threshold. A peripheral circuitry is de-stressed based on the maximum aging of its logic blocks.
- *Decoupled-HEBE* is based on *HEBE*. Each peripheral circuitry is decoupled to de-stress its logic blocks independently.

single-core	8 copies each of blender, bwaves, cactuBSSN, cam4, gcc, mcf, omnetpp, parset, roms, xalancbmk
-------------	---

Table 5: Evaluated workloads.

## 6.1 Aging Parameters

To compute aging, the slope parameter of Weibull distribution is set to  $\beta = 2$ , and the operating temperature is set to 300K. Other fitting parameters are adjusted to achieve an MTTF of 2 years in the baseline system, corresponding to a threshold voltage shift of 10%. This is what is typically accepted as the maximum allowed  $V_{th}$  degradation before timing errors begin to appear [3, 13–16, 21, 80, 83, 89, 90].

## 7 RESULTS AND ANALYSES

### 7.1 Overall System Performance

Figure 8 plots the execution time of each workload for the evaluated systems normalized to Baseline. We make the following two key observations.

First, the average execution time of *HEBE* is 12% lower than Baseline. This improvement is because *HEBE* has lower de-stress overhead than Baseline due to *HEBE*'s dynamic policy to opportunistically de-stress each peripheral circuitry *only when* its aging exceeds the aging threshold. Baseline, on the other hand, uses a fixed de-stress interval of 100 without tracking the exact aging. Second, the average execution time of *Decoupled-HEBE* is 6% lower than *HEBE*. This improvement is because *Decoupled-HEBE* de-stresses the logic blocks in a memory bank's peripheral circuits off the critical path of read and write accesses from the bank, reducing bank occupancy and improving performance.




Figure 8: Execution time, normalized to Baseline.

### 7.2 Overall MTTF

Figure 9 plots the MTTF of each workload for the evaluated systems normalized to Baseline. We make the following two key observations.




Figure 9: MTTF, normalized to Baseline.

First, the average MTTF of *HEBE* is 16% higher than Baseline. This improvement is because 1) *HEBE* does not allow the aging of any peripheral circuitry in PCM to exceed the aging threshold and 2) the aging-aware access scheduling policy of *HEBE* minimizes the number of wasted memory cycles for which a peripheral circuitry accrues aging while being idle. Second, the average MTTF of *Decoupled-HEBE* is 3.4% higher than *HEBE*. This improvement is because *HEBE* needs to wait for an ongoing PCM read or write request to complete before it can schedule the de-stress operation of a peripheral circuitry. Therefore, the circuitry continues to age before it is eventually de-stressed, lowering its MTTF. On the other hand, *Decoupled-HEBE* can schedule the de-stress operation of a logic block in a bank's peripheral circuitry independently and in parallel to ongoing read and write requests to the bank. Therefore, the MTTF of *Decoupled-HEBE* is higher than *HEBE*.

### 7.3 De-stress Overhead

Figure 10 plots the de-stress overhead (Eq. 1) of each workload for each evaluated system normalized to Baseline. We make the following two key observations.




Figure 10: De-stress overhead, normalized to Baseline.

First, the average de-stress overhead of *HEBE* is 6.6% lower than Baseline. This improvement is because *HEBE* increases the de-stress interval (*tDSI*) by accurately tracking the aging of each peripheral circuitry dynamically, de-stressing it *only when* aging exceeds a threshold. Baseline uses a fixed *tDSI* of 100. Second, the average de-stress overhead of *Decoupled-HEBE* is 35% lower than *HEBE*. This improvement is due to the reduction of the de-stress cycle time (*tDSC*), which is achieved by de-stressing the logic blocks in a bank's peripheral circuitry independently and in parallel to ongoing read and write requests to the bank.

### 7.4 Effect of Aging Threshold

Figure 11 reports the execution time and aging of each of our workloads using *HEBE*, normalized to Baseline. The height of a bar represents *HEBE*'s result with the default aging threshold of 1000 units. An error bar represents the variation obtained by changing the aging threshold from 500 units to 2000 units. We make the following observation.




Figure 11: Execution time and aging of *HEBE*, normalized to Baseline, as a function of the aging threshold.

When we set a stricter aging threshold (e.g., 500 units), execution time increases and aging decreases. This is because when the

aging threshold is lowered, the high-voltage exposure time of the peripheral circuitry in each memory bank reduces, reducing the accrued aging. However, performance degrades due to the high de-stress overhead (see Eq. 1). Conversely, when we relax the aging threshold (e.g., 2000 units), the de-stress interval increases, reducing the de-stress overhead and increasing performance. However, aging is now higher because of longer exposure to high-voltage stress.

## 7.5 Temperature Dependency

Figure 12 plots MTTF of Decoupled-HEBE at 300K, 325K, and 350K normalized to Baseline at 300K for each evaluated application. We observe that MTTF decreases with increase in temperature. MTTF at 325K and 350K are higher than at 300K by an average of 7% and 26%, respectively. These results follow directly from our aging formulation, which incorporates temperature using the scaling parameter  $\alpha$  in Eq. 5. This parameter grows exponentially with temperature, resulting in a corresponding exponential increase in aging. More aging leads to larger shift in threshold voltage.




Figure 12: MTTF at 325K and 350K normalized to Baseline.

## 8 RELATED WORKS

To our knowledge, this is the first work that exploits a workload’s access characteristics to *dynamically* control the length of the de-stress interval of peripheral circuitry in each memory bank, improving both performance and MTTF of PCM-based main memory. Many works propose optimizations for PCM. Recent examples include architecture optimization [47, 70, 97], performance and energy optimization [1, 37, 81, 84, 99, 100], wear leveling [85, 101, 102], and memory controller optimizations [103]. See [95] for a survey of these and other similar approaches. HEBE can be combined with most of these techniques.

Many works propose memory latency reduction, refresh optimization, energy reduction, and request scheduling methods to enhance system performance, fairness, quality of service, or security [2, 10–12, 23, 24, 27, 30, 32–35, 38, 39, 50–52, 55, 62, 63, 65–67, 72, 74–76, 79, 87, 88, 91]. None of these works consider aging of phase change memory in their scheduling decisions. Our aging-aware scheduling mechanism can be incorporated into other memory controller designs that aim to improve other metrics.

## 9 CONCLUSIONS

We introduce HEBE, a new mechanism that can dynamically track and control the aging of transistors in peripheral circuitry of each memory bank, improving both performance and aging of NVM-based main memory. HEBE is built on three novel contributions. First, we propose a new, accurate analytical model to dynamically

track aging in response to the memory controller’s request scheduling decisions. Second, we develop a new, intelligent request scheduler that exploits this aging model at run time to decide when peripheral circuitry in NVM must be de-stressed. Third, we decouple logic blocks in peripheral circuitry operating at different voltages, allowing these blocks to be de-stressed independently and off the critical path of execution, improving performance. We evaluate HEBE for DRAM-NVM hybrid main memory and show the significant performance and MTTF improvement. We **conclude** that HEBE is a *simple yet powerful* mechanism to dynamically manage the aging in non-volatile main memory, and improve both performance and lifetime via its intelligent request scheduling decisions.

## ACKNOWLEDGMENTS

This work is supported by the National Science Foundation Faculty Early Career Development Award CCF-1942697 (CAREER: Facilitating Dependable Neuromorphic Computing: Vision, Architecture, and Impact on Programmability).

## REFERENCES

- [1] M. Arjomand *et al.*, “Boosting access parallelism to PCM-based main memory,” in *ISCA*, 2016.
- [2] R. Ausavarungnirun *et al.*, “Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems,” in *ISCA*, 2012.
- [3] A. Balaji *et al.*, “A framework to explore workload-specific performance and lifetime trade-offs in neuromorphic computing,” *CAL*, 2019.
- [4] A. Balaji *et al.*, “Mapping spiking neural networks to neuromorphic hardware,” *TVLSI*, 2020.
- [5] A. Balaji *et al.*, “Enabling resource-aware mapping of spiking neural networks via spatial decomposition,” *ESL*, 2020.
- [6] C. Bolchini *et al.*, “A lightweight and open-source framework for the lifetime estimation of multicore systems,” in *ICCD*, 2014.
- [7] J. Bucek *et al.*, “SPEC CPU2017: Next-generation compute benchmark,” in *ICPE*, 2018.
- [8] G. W. Burr *et al.*, “Neuromorphic computing using non-volatile memory,” *Advances in Physics: X*, 2017.
- [9] K. Chandrasekar *et al.*, “DRAMPower: Open-source DRAM power & energy estimation tool,” URL: <http://www.drampower.info>, 2012.
- [10] K. K. Chang *et al.*, “Understanding latency variation in modern DRAM chips: Experimental characterization, analysis, and optimization,” in *SIGMETRICS*, 2016.
- [11] K. K. Chang *et al.*, “Understanding reduced-voltage operation in modern DRAM devices: Experimental characterization, analysis, and mechanisms,” in *SIGMETRICS*, 2017.
- [12] K. K.-W. Chang *et al.*, “Improving DRAM performance by parallelizing refreshes with accesses,” in *HPCA*, 2014.
- [13] A. Das *et al.*, “Fault-aware task re-mapping for throughput constrained multimedia applications on NoC-based MPSoCs,” in *RSP*, 2012.
- [14] A. Das *et al.*, “Fault-tolerant network interface for spatial division multiplexing based network-on-chip,” in *ReCoSoC*, 2012.
- [15] A. Das *et al.*, “Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systems,” in *CASES*, 2013.
- [16] A. Das *et al.*, “Energy-aware dynamic reconfiguration of communication-centric applications for reliable MPSoCs,” in *ReCoSoC*, 2013.
- [17] A. Das *et al.*, “Energy-aware task mapping and scheduling for reliable embedded computing systems,” *TECS*, 2014.
- [18] A. Das *et al.*, “Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs,” in *DATE*, 2014.
- [19] A. Das *et al.*, “Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs,” in *DATE*, 2014.
- [20] A. Das *et al.*, “Reinforcement learning-based inter- and intra-application thermal optimization for lifetime improvement of multicore systems,” in *DAC*, 2014.
- [21] A. Das *et al.*, “Reliability and energy-aware mapping and scheduling of multimedia applications on multiprocessor systems,” *TPDS*, 2015.
- [22] A. Das *et al.*, “VRL-DRAM: Improving DRAM performance via variable refresh latency,” in *DAC*, 2018.
- [23] H. David *et al.*, “Memory power management via dynamic voltage/frequency scaling,” in *ICAC*, 2011.
- [24] Q. Deng *et al.*, “MemScale: Active low-power modes for main memory,” in *ASPLOS*, 2011.

- [25] M. Frulio, "Adaptive non-volatile memory programming," 2016, US Patent.
- [26] R. Gao *et al.*, "NBTI-Generated defects in nanoscaled devices: Fast characterization methodology and modeling," *TED*, 2017.
- [27] H. Hassan *et al.*, "ChargeCache: Reducing DRAM latency by exploiting row access locality," in *HPCA*, 2016.
- [28] D. Hisamoto *et al.*, "FinFET-a self-aligned double-gate MOSFET scalable to 20 nm," *TED*, 2000.
- [29] L. Huang *et al.*, "On task allocation and scheduling for lifetime extension of platform-based mpsoe designs," *TPDS*, 2011.
- [30] E. Ipek *et al.*, "Self-optimizing memory controllers: A reinforcement learning approach," in *ISCA*, 2008.
- [31] L. Jiang *et al.*, "A low power and reliable charge pump design for phase change memories," in *ISCA*, 2014.
- [32] S. Khan *et al.*, "PARBOR: An efficient system-level technique to detect data-dependent failures in DRAM," in *DSN*, 2016.
- [33] J. Kim *et al.*, "Solar-DRAM: Reducing DRAM access latency by exploiting the variation in local bitlines," in *ICCD*, 2018.
- [34] J. S. Kim *et al.*, "The DRAM latency PUF: Quickly evaluating physical unclonable functions by exploiting the latency-reliability tradeoff in modern commodity DRAM devices," in *HPCA*, 2018.
- [35] J. S. Kim *et al.*, "D-RaNGe: Using commodity DRAM devices to generate true random numbers with low latency and high throughput," in *HPCA*, 2019.
- [36] J. S. Kim *et al.*, "Revisiting RowHammer: An experimental analysis of modern DRAM devices and mitigation techniques," in *ISCA*, 2020.
- [37] N. Kim *et al.*, "LL-PCM: Low-latency phase change memory architecture," in *DAC*, 2019.
- [38] Y. Kim *et al.*, "ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers," in *HPCA*, 2010.
- [39] Y. Kim *et al.*, "Thread cluster memory scheduling: Exploiting differences in memory access behavior," in *MICRO*, 2010.
- [40] Y. Kim *et al.*, "Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors," in *ISCA*, 2014.
- [41] Y. Kim *et al.*, "Ramulator: A fast and extensible DRAM simulator," *CAL*, 2016.
- [42] Y. Kim *et al.*, "A case for exploiting subarray-level parallelism (SALP) in DRAM," in *ISCA*, 2012.
- [43] D. Kraak *et al.*, "Parametric and Functional Degradation Analysis of Complete 14-nm FinFET SRAM," *TVLSI*, 2019.
- [44] E. Kültürsay *et al.*, "Evaluating STT-RAM as an energy-efficient main memory alternative," in *ISPASS*, 2013.
- [45] A. Lalam *et al.*, "Non-volatile dual in-line memory module (NVDIMM) multichip package," *US Patent 10,199,364*, 2019.
- [46] B. Lee *et al.*, "Phase-change technology and the future of main memory," *IEEE Micro*, 2010.
- [47] B. Lee *et al.*, "Architecting phase change memory as a scalable DRAM alternative," in *ISCA*, 2009.
- [48] B. Lee *et al.*, "Phase change memory architecture and the quest for scalability," *CACM*, 2010.
- [49] D. Lee *et al.*, "Tiered-latency DRAM: A low latency and low cost DRAM architecture," in *HPCA*, 2013.
- [50] D. Lee *et al.*, "Adaptive-latency DRAM: Optimizing DRAM timing for the common-case," in *HPCA*, 2015.
- [51] J. Liu *et al.*, "RAIDR: Retention-aware intelligent DRAM refresh," in *ISCA*, 2012.
- [52] Y. Lu *et al.*, "Loose-ordering consistency for persistent memory," in *ICCD*, 2014.
- [53] A. Mallik *et al.*, "Design-technology co-optimization for OxRRAM-based synaptic processing unit," in *VLSIT*, 2017.
- [54] J. A. Mandelman *et al.*, "Challenges and future directions for the scaling of dynamic random-access memory (DRAM)," *IBM JRD*, 2002.
- [55] J. Meza *et al.*, "Enabling efficient and scalable hybrid memories using fine-granularity DRAM cache management," *CAL*, 2012.
- [56] J. Meza *et al.*, "A case for small row buffers in non-volatile main memories," in *ICCD*, 2012.
- [57] J. Meza *et al.*, "A case for efficient hardware/software cooperative management of storage and memory," in *WEED*, 2013.
- [58] J. Meza *et al.*, "Evaluating row buffer locality in future non-volatile main memories," *arXiv*, 2018.
- [59] O. Mutlu, "Memory scaling: A systems architecture perspective," in *IMW*, 2013.
- [60] O. Mutlu, "The rowhammer problem and other issues we may face as memory becomes denser," in *DATE*, 2017.
- [61] O. Mutlu *et al.*, "Rowhammer: A retrospective," *TCAD*, 2019.
- [62] O. Mutlu *et al.*, "Stall-time fair memory access scheduling for chip multiprocessors," in *MICRO*, 2007.
- [63] O. Mutlu *et al.*, "Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems," in *ISCA*, 2008.
- [64] O. Mutlu *et al.*, "Research problems and opportunities in memory systems," *SUFI*, 2015.
- [65] K. J. Nesbit *et al.*, "Fair queuing memory systems," in *MICRO*, 2006.
- [66] M. Patel *et al.*, "The reach profiler (REAPER) enabling the mitigation of DRAM retention failures via profiling at aggressive conditions," in *ISCA*, 2017.
- [67] S. Pelley *et al.*, "Memory persistency," in *ISCA*, 2014.
- [68] M. Poremba *et al.*, "Nvmain 2.0: A user-friendly memory simulator to model (non-) volatile memory systems," *CAL*, 2015.
- [69] M. K. Qureshi, "Pay-As-You-Go: Low-overhead hard-error correction for phase change memories," in *MICRO*, 2011.
- [70] M. K. Qureshi *et al.*, "Scalable high performance main memory system using phase-change memory technology," in *ISCA*, 2009.
- [71] M. K. Qureshi *et al.*, "Improving read performance of phase change memories via write cancellation and write pausing," in *HPCA*, 2010.
- [72] M. K. Qureshi *et al.*, "AVATAR: A variable-retention-time (VRT) aware refresh for DRAM systems," in *DSN*, 2015.
- [73] A. Redaelli *et al.*, *Phase Change Memory*. Springer, 2017.
- [74] J. Ren *et al.*, "ThyNVM: Enabling software-transparent crash consistency in persistent memory systems," in *MICRO*, 2015.
- [75] S. Rixner, "Memory controller optimizations for web servers," in *MICRO*, 2004.
- [76] S. Rixner *et al.*, "Memory access scheduling," in *ISCA*, 2000.
- [77] S. K. Sadasivam *et al.*, "IBM POWER 9 processor architecture," *IEEE Micro*, 2017.
- [78] V. Seshadri *et al.*, "In-DRAM bulk bitwise execution engine," *arXiv*, 2019.
- [79] V. Seshadri *et al.*, "Gather-scatter DRAM: In-DRAM address translation to improve the spatial locality of non-unit strided accesses," in *MICRO*, 2015.
- [80] S. Song *et al.*, "A case for lifetime reliability-aware neuromorphic computing," in *MWSCAS*, 2020.
- [81] S. Song *et al.*, "Enabling and exploiting partition-level parallelism (PALP) in phase change memories," *TECS*, 2019.
- [82] S. Song *et al.*, "Compiling spiking neural networks to neuromorphic hardware," in *LCTES*, 2020.
- [83] S. Song *et al.*, "Improving dependability of neuromorphic computing with non-volatile memory," in *EDCC*, 2020.
- [84] S. Song *et al.*, "Improving phase change memory performance with data content aware access," in *ISMM*, 2020.
- [85] S. Song *et al.*, "Exploiting inter- and intra-memory asymmetries for data mapping in hybrid tiered-memories," in *ISMM*, 2020.
- [86] J. Srinivasan *et al.*, "The case for lifetime reliability-aware microprocessors," in *ISCA*, 2004.
- [87] L. Subramanian *et al.*, "The blacklisting memory scheduler: Achieving high performance and fairness at low cost," in *ICCD*, 2014.
- [88] L. Subramanian *et al.*, "BLISS: Balancing performance, fairness and complexity in memory access scheduling," *TPDS*, 2016.
- [89] T. Titirsha *et al.*, "Reliability-performance trade-offs in neuromorphic computing," in *CUT*, 2020.
- [90] T. Titirsha *et al.*, "Thermal-aware compilation of spiking neural networks to neuromorphic hardware," in *LCPC*, 2020.
- [91] H. Usui *et al.*, "DASH: Deadline-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators," *TACO*, 2016.
- [92] P. Weckx *et al.*, "Non-Monte-Carlo methodology for high-sigma simulations of circuits under workload-dependent BTI degradation-application to 6T SRAM," in *IRPS*, 2014.
- [93] Wikipedia contributors, "Hebe (mythology) – Wikipedia, the free encyclopedia," 2020, [Online; accessed 14-Aug-2020].
- [94] H.-S. P. Wong *et al.*, "Phase change memory," *Proceedings of the IEEE*, 2010.
- [95] F. Xia *et al.*, "A survey of phase change memory systems," *JCST*, 2015.
- [96] F. Xiong *et al.*, "Towards ultimate scaling limits of phase-change memory," in *IJEDM*, 2016.
- [97] L. Yavits *et al.*, "WoLFRaM: Enhancing wear-leveling and fault tolerance in resistive memories using programmable address decoders," in *ICCD*, 2020.
- [98] C. Yilmaz *et al.*, "Modeling of NBTI-recovery effects in analog CMOS circuits," in *IRPS*, 2013.
- [99] H. Yoon *et al.*, "Row buffer locality aware caching policies for hybrid memories," in *ICCD*, 2012.
- [100] H. Yoon *et al.*, "Efficient data mapping and buffering techniques for multilevel cell phase-change memories," *TACO*, 2014.
- [101] J. Zhang *et al.*, "RETROFIT: Fault-aware wear leveling," *CAL*, 2018.
- [102] X. Zhang *et al.*, "Toss-up wear leveling: Protecting phase-change memories from inconsistent write patterns," in *DAC*, 2017.
- [103] J. Zhao *et al.*, "FIRM: Fair and high-performance memory control for persistent memory systems," in *MICRO*, 2014.
- [104] W. K. Zuravleff *et al.*, "Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order," *US Patent 5,630,096*, 1997.