GateKeeper: A New Hardware Architecture for Accelerating Pre-Alignment in DNA Short Read Mapping

Bioinformatics, Volume 33, Issue 21, 1 November 2017, Pages 3355–3363

Mohammed Alser¹ Hasan Hassan² Hongyi Xin³ Oğuz Ergin² Onur Mutlu⁴ Can Alkan¹ ¹Bilkent University, ²TOBB University of Economics & Technology, ³Carnegie Mellon University, ⁴ETH Zürich





This wastes execution time and incurs significant computational burden.



4: GateKeeper

Key Ideas:

whole.

- Build a processing core that is based on only parallel bitwise operations to examine a single mapping.
- Introduce parallelism to the pre-alignment step by integrating many hardware processing cores for examining many mappings in a parallel fashion.
- Exploit the large amounts of parallelism offered by **FPGA**^{*} architectures to accelerate the performance of our processing cores.



* FPGAs (field-programmable gate arrays) are the most commonly used reconfigurable hardware engines today and their computational capabilities are greatly increasing every generation due to increased number of transistors on the FPGA chip. An FPGA can be configured to include a large number of hardware execution units that are custom-tailored to the problem at hand (Aluru and Jammula, 2014;

5: GateKeeper Walkthrough

Reference

Hamming Mask $\frac{1}{2}$

--- Masks after amendment ---

Hamming	Mask	:	<mark>0000000000000000000000000000000000000</mark>
1-Deletion	Mask	:	00000000000000111111111111111111111111
2-Deletion	Mask	:	0000000000000000000000000011111111111
3-Deletion	Mask	:	000000000000011111111111111111111111111
-Insertion	Mask	:	0000000000001111111111111111111111111
-Insertion	Mask	:	000000000000000000000000000000000000
-Insertion	Mask	:	000000000011111111111111111111111111111

AND Mask

AAAAAAAAAAAAAAGAGAGAGAGAGATATTTAGTGTTGCAG-CACTACAACACAAAAGAGGACCAACTTACGTGTCTAAAAGGGGGGAACATTGTTGGGCCGG Needleman-Wunsch Alignment:

Mechanism:

- 1) Fast detection of base-substitutions: If Hamming distance is less than or equal to E, the user-defined edit distance threshold, then this mapping is accepted.
- 2) Fast detection of insertions and deletions:
 - Generate 2E deletion and insertion masks, by incrementally shifting the query to right or left, respectively, then compare against the reference segment.
- 3) Apply bit-vector optimization using fast architecture design:
 - Pre-process all the (2E+1) bit-vectors by encoding them into shorter binary format.
 - Amend each 2 or less consecutive 0's into 1's as they are likely to be random matches.
- 4) Calculate shifted Hamming distance (Xin et al., 2015): By ANDing all bit-vector masks,

Herbordt et al., 2007; Trimberger, 2015).

pper: 17.6%, PCIe Controller, RIFFA, and IO: 59

42.5mm

then conservatively count the 1's in the AND mask. If their number is less than or equal to E then the mapping is accepted and passed to the alignment step.

6: Results & Conclusion



Xilinx VC709 FPGA Chip layout and breakdown of the chip area for GateKeeper (for a read length of 300 bp and E=15).



Filtering Accuracy vs. Existing Filters



Key Results of GateKeeper:

- 90x-130x faster than SHD (Xin et al., 2015) and the Adjacency Filter (Xin et al., 2013).
- 4x fewer false positives (falsely accepted incorrect mappings) the Adjacency Filter (Xin et al., 2013).
- **10x speedup** with the addition of GateKeeper to the mrFAST mapper (Alkan et al., 2009).

The first open-source FPGA-based filter for

genome analysis. <u>Github.com/BilkentCompGen/GateKeeper</u>. As such, we hope that it catalyzes the development and adoption of such hardware accelerators in genome sequence analysis, which are becoming increasingly necessary to cope with the processing requirements of greatly increasing amounts of genomic data.

Other Results:

- The number of processing cores is determined by the maximum data throughput (~13.3 billion bases per second provided by RIFFA (Jacobsen et al., 2015)) and the available FPGA resources.
- GateKeeper can examine up to 8 or 16 mappings concurrently (at 250) MHz) for an input read length of 300 and 100 bp, respectively.
- GateKeeper occupies 50% of the available FPGA slice LUTs and 91% of the available registers for an input read length of 100 and 300 bp,



Number of examined mappings by GateKeeper, SHD, and the Adjacency Filter across different read lengths and E thresholds. SHD does not support 300 bp long reads

Pre-alignment + Alignment Steps

Overall mrFAST mapping time (in hours) with and without a prealignment step, with an edit distance threshold of 5%.

Read length / E	mrFAST version / pre-alignment type	Filtering & Verification time (speed-up)	Overall mapping time (speed-up)
100 hm	2.1 / No Pre-alignment	22.60 h (1x)	24.27 h (1x)



accepted) of GateKeeper, SHD, and the Adjacency Filter across

different edit distance thresholds (E) and read lengths.

respectively.

Pre-alignment filter does not replace alignment verification.

Integrating the FPGA accelerators with the sequencer can help to hide

the complexity and details of the underlying hardware.

