HiRA: Hidden Row Activation

for Reducing Refresh Latency of Off-the-Shelf DRAM Chips

Abdullah Giray Yağlıkçı

Ataberk Olgun Minesh Patel Haocong Luo Hasan Hassan Lois Orosa Oğuz Ergin Onur Mutlu

SAFARI







Executive Summary

- **Problem**: DRAM Refresh
 - is a **fundamental operation** to avoid bit flips due to **leakage** and **RowHammer**
 - incurs increasingly large performance overhead with DRAM chip density scaling
- **Goal**: Reduce the **performance overhead** of DRAM Refresh
- <u>Key Idea</u>: Hide refresh latency by refreshing a DRAM row *concurrently with* activating another row in a different subarray of the same bank
- **HiRA**: Hidden Row Activation a new DRAM operation that
 - Issues **DRAM commands** in **quick succession** to concurrently open two rows in **different subarrays**
 - Works on **real off-the-shelf DRAM chips** by violating timing constraints
 - **Significantly reduces** (51.4%) the time spent for refresh operations
- **HiRA-MC**: HiRA Memory Controller a new mechanism
 - Leverages HiRA to perform refresh requests concurrently with DRAM accesses and other refresh requests
 - Significantly improves system performance by hiding refresh latency for both regular periodic and RowHammer-preventive refreshes



Outline

Background and Problem

Goal and Key Idea


HiRA: Hidden Row Activation

HiRA in Real DRAM Chips

HiRA-MC: HiRA Memory Controller


Performance Evaluation

DRAM Organization



DRAM Operations


DRAM Subarray



- **ACTIVATE (ACT):**
- Fetch the row's content into the **row buffer**
- Column Access (RD/WR): **2** Read/Write the target column and drive to I/O
- PRECHARGE (PRE):
- Prepare the array for a new ACTIVATE

Row

DRAM Refresh



DRAM Refresh is the key maintenance operation to avoid bit flips due to charge leakage

DRAM Refresh activates a row and precharges the bank

Problem: DRAM Refresh **blocks** accesses to the **whole bank / rank**

Two Main Types of DRAM Refresh


1

Periodic Refresh: Periodically restores the charge DRAM cells leak over time



RowHammer: Repeatedly accessing a DRAM row can cause bit flips in other physically nearby rows

2






Preventive Refresh: Mitigates RowHammer

by refreshing physically nearby rows

of a repeatedly accessed row

Periodic Refresh with Increasing DRAM Chip Density

A larger capacity chip has more rows to be refreshed




More periodic refresh operations incur larger performance overhead as DRAM chip density increases

128

RowHammer and Preventive Refresh with Increasing DRAM Chip Density

RowHammer vulnerability worsens as DRAM chip density increases



Preventive refresh operations need to be performed more aggressively as DRAM chip density increases



Outline

Background and Problem

Goal and Key Idea

HiRA: Hidden Row Activation

HiRA in Real DRAM Chips

HiRA-MC: HiRA Memory Controller

Performance Evaluation

Our Goal

Reduce the **performance overhead** of **DRAM Refresh** (both **periodic** and **preventive**)

Key Idea

Hide refresh latency by refreshing a DRAM row concurrently with activating another row in a different subarray of the same bank

Outline

Background and Problem

Goal and Key Idea

HiRA: Hidden Row Activation


HiRA in Real DRAM Chips

HiRA-MC: HiRA Memory Controller

Performance Evaluation

HiRA: Hidden Row Activation – Key Insight

Activating two rows in quick succession that are in different subarrays in the same bank can refresh one row concurrently with activating the other row




Refreshes RowA

concurrently with

Activating RowB

HiRA: Hidden Row Activation

Refresh RowA concurrently with Activating RowB



Outline

Background and Problem

Goal and Key Idea

HiRA: Hidden Row Activation


HiRA in Real DRAM Chips

HiRA-MC: HiRA Memory Controller

Performance Evaluation

DRAM Testing Infrastructure

FPGA-based SoftMC (Xilinx Virtex UltraScale+ XCU200)



Fine-grained control over **DRAM commands**, **timing parameters (±1.5ns)**, and **temperature (±0.1°C)**


HiRA in Off-the-Shelf DRAM Chips: Key Result 1

HiRA works in 56 off-the-shelf DRAM chips from SK Hynix

Table 4: Characteristics of the tested DDR4 DRAM modules.													
Module	Module	Module Identifier	Freq	Date	Chip	Die	Chip	HiRA Coverage			Norm. N _{RH}		
Label	Vendor	Chip Identifier	(MT/s)	Code	Cap.	Rev.	Org.	Min.	Avg.	Max.	Min.	Avg.	Max.
A0	G.SKILL	DWCW (Partial Marking)*	2400	42-20	4Gb	В	x8	24.8%	25.0%	25.5%	1.75	1.90	2.52
A1		F4-2400C17S-8GNT [39]						24.9%	26.6%	28.3%	1.72	1.94	2.55
B0	Kingston	H5AN8G8NDJR-XNC	2400	48-20	4Gb	D	x8	25.1%	32.6%	36.8%	1.71	1.89	2.34
B1		KSM32RD8/16HDR [87]						25.0%	31.6%	34.9%	1.74	1.91	2.51
C0	SK Hynix	H5ANAG8NAJR-XN HMAA4GU6AJR8N-XN [109]	2400	51-20	4Gb	F	x8	25.3%	35.3%	39.5%	1.47	1.89	2.23
C1								29.2%	38.4%	49.9%	1.09	1.88	2.27
_C2								26.5%	36.1%	42.3%	1.49	1.96	2.58

^{*} The chip identifier is partially removed on these modules. We infer the chip manufacturer and die revision based on the remaining part of the chip identifier.

• HiRA performs a given row's **refresh** *concurrently with* **activating** any of the **32% of the rows** in the same bank



SAFARI

HiRA in Off-the-Shelf DRAM Chips: Key Result 2

• HiRA works in **56 off-the-shelf DRAM chips** from **SK Hynix**

Table 4: Characteristics of the tested DDR4 DRAM modules.													
Module	Module	Module Identifier	Freq	Date	Chip	Die	Chip	HiRA Coverage			Norm. N_{RH}		
Label	Vendor	Chip Identifier	(MT/s)	Code	Cap.	Rev.	Org.	Min.	Avg.	Max.	Min.	Avg.	Max.
A0	G.SKILL	DWCW (Partial Marking)*	2400	42-20	4Gb	В	x8	24.8%	25.0%	25.5%	1.75	1.90	2.52
A1		F4-2400C17S-8GNT [39]						24.9%	26.6%	28.3%	1.72	1.94	2.55
B0	Kingston	H5AN8G8NDJR-XNC	2400	48-20	4Gb	D	x8	25.1%	32.6%	36.8%	1.71	1.89	2.34
B1		KSM32RD8/16HDR [87]						25.0%	31.6%	34.9%	1.74	1.91	2.51
C0	SK Hynix	H5ANAG8NAJR-XN HMAA4GU6AJR8N-XN [109]	2400	51-20	4Gb	F	x8	25.3%	35.3%	39.5%	1.47	1.89	2.23
C1								29.2%	38.4%	49.9%	1.09	1.88	2.27
_C2								26.5%	36.1%	42.3%	1.49	1.96	2.58

^{*} The chip identifier is partially removed on these modules. We infer the chip manufacturer and die revision based on the remaining part of the chip identifier.

•51.4% reduction in the time spent for refresh operations

HiRA effectively reduces the time spent for refresh operations in off-the-shelf DRAM chips

HiRA in Off-the-Shelf DRAM Chips: Key Results

HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips

¹ETH Zürich ²TOBB University of Economics and Technology ³Galicia Supercomputing Center (CESGA)

DRAM is the building block of modern main memory systems. DRAM cells must be periodically refreshed to prevent data loss. Refresh operations degrade system performance by interfering with memory accesses. As DRAM chip density increases with technology node scaling, refresh operations also increase because: 1) the number of DRAM rows in a chip increases; and 2) DRAM cells need additional refresh operations to mitigate bit failures caused by RowHammer, a failure mechanism that becomes worse with technology node scaling. Thus, it is critical to enable refresh operations at low performance overhead. To this end, we propose a new operation, Hidden Row Activation (HiRA), and the HiRA Memory Controller (HiRA-MC) to perform HiRA operations

As DRAM density increases with technology node scaling, the performance overhead of refresh also increases due to three major reasons. First, as the DRAM chip density increases, more DRAM rows need to be periodically refreshed in a DRAM chip [55, 57–61]. Second, as DRAM technology node scales down, DRAM cells become smaller and thus can store less amount of charge, requiring them to be refreshed more frequently [10, 20, 67, 102, 103, 118, 122–124]. Third, with increasing DRAM density, DRAM cells are placed closer to each other, exacerbating charge leakage via a disturbance error mechanism called RowHammer [79, 84, 119, 120, 133, 134, 167, 180, 183], and thus requiring additional refresh operations (called *preventive* refreshes) to avoid data corruption due to RowHam-

https://arxiv.org/pdf/2209.10198.pdf

HiRA **effective** for **refresh** operati



he time spent e**-shelf** DRAM chips

Outline

Background and Problem

Goal and Key Idea

HiRA: Hidden Row Activation


HiRA in Real DRAM Chips

HiRA-MC: HiRA Memory Controller


Performance Evaluation

HiRA-MC: HiRA Memory Controller

- Goal: Leverage HiRA's parallelism as much as possible
- Key Insight: A time slack is needed to find a row activation and a refresh to perform HiRA



RowA and RowZ are in two electrically disconnected subarrays



HiRA-MC: HiRA Memory Controller

Generates each periodic refresh and RowHammer-preventive refresh with a deadline

Buffers each refresh request and performs the refresh request until the deadline

Finds if it can refresh a DRAM row concurrently with a DRAM access or another refresh

HiRA-MC: HiRA Memory Controller

HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips

A. Giray Yağlıkçı¹ Ataberk Olgun¹ Minesh Patel¹ Haocong Luo¹ Hasan Hassan¹ Lois Orosa^{1,3} Oğuz Ergin² Onur Mutlu¹

¹ETH Zürich ²TOBB University of Economics and Technology ³Galicia Supercomputing Center (CESGA)

DRAM is the building block of modern main memory systems. DRAM cells must be periodically refreshed to prevent data loss. Refresh operations degrade system performance by interfering with memory accesses. As DRAM chip density increases with technology node scaling, refresh operations also increase because: 1) the number of DRAM rows in a chip increases; and 2) DRAM cells need additional refresh operations to mitigate bit failures caused by RowHammer, a failure mechanism that becomes worse with technology node scaling. Thus, it is critical to enable refresh operations at low performance overhead. To this end, we propose a new operation, Hidden Row Activation (HiRA), and the HiRA Memory Controller (HiRA-MC) to perform HiRA operations

As DRAM density increases with technology node scaling, the performance overhead of refresh also increases due to three major reasons. First, as the DRAM chip density increases, more DRAM rows need to be periodically refreshed in a DRAM chip [55, 57–61]. Second, as DRAM technology node scales down, DRAM cells become smaller and thus can store less amount of charge, requiring them to be refreshed more frequently [10, 20, 67, 102, 103, 118, 122–124]. Third, with increasing DRAM density, DRAM cells are placed closer to each other, exacerbating charge leakage via a disturbance error mechanism called RowHammer [79, 84, 119, 120, 133, 134, 167, 180, 183], and thus requiring additional refresh operations (called *preventive* refreshes) to avoid data corruption due to RowHam-

https://arxiv.org/pdf/2209.10198.pdf



Outline

Background and Problem

Goal and Key Idea

HiRA: Hidden Row Activation

HiRA in Real DRAM Chips

HiRA-MC: HiRA Memory Controller

Performance Evaluation

Performance Evaluation

Cycle-level simulations using Ramulator [Kim+, CAL 2015]

• System Configuration:

Processor 3.2 GHz, 8 core, 4-wide issue, 128-entry instr. window

Last-Level Cache 64-byte cache line, 8-way set-associative, 8 MB

Memory Scheduler FR-FCFS

Address Mapping Minimalistic Open Pages


Main Memory DDR4, 4 bank group, 4 banks per bank group (16 banks per rank)

Timing Parameters $t_1=t_2=3$ ns, $t_{RC}=46.25$ ns, $t_{FAW}=16$ ns

- **Workloads**: **125** different **8-core** multiprogrammed workloads from the SPEC2006 benchmark suite
- **DRAM Chip Capacity**: {2, 4, 8, 16, 32, 64, 128} Gb
- **RowHammer Threshold**: {1024, 512, 256, 128, 64} activations The **minimum number of row activations** needed to induce **the first RowHammer bit flip**

HiRA for Periodic Refreshes

- No-Refresh: No periodic refresh is performed (Ideal case)
- **Baseline**: Auto-Refresh (using conventional REF commands)




Periodic refreshes cause significant (26%) performance overhead

HiRA improves system performance by 12.6% over the baseline

HiRA for Preventive Refreshes

- No Defense: No RowHammer mitigation employed (i.e., no preventive refresh)
- PARA [Kim+, ISCA'14]: the RowHammer defense with the lowest hardware overhead



PARA *significantly reduces* (by 96%) system performance

HiRA improves system performance by 3.7x over PARA

More in the Full Paper

- **Real DRAM Chip** Experiments
 - Verification of **HiRA's functionality**
 - Variation in HiRA's characteristics across banks
- Sensitivity to
 - length of **time slack** for refreshes
 - number of channels
 - number of ranks
- Hardware Complexity Analysis
 - Chip **area cost of 0.0023%** of a processor die per DRAM rank
 - No additional latency overhead
- Experimental Methodology
 - **Detailed algorithms** for each set of **real chip** experiments
 - Extensive **security analysis** for RowHammer-preventive refreshes
- Detailed Algorithm of Finding Concurrent Refreshes

More in the Full Paper

HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips

A. Giray Yağlıkçı¹

Ataberk Olgun¹

Minesh Patel¹

Haocong Luo¹

Hasan Hassan¹

Lois Orosa^{1,3}

Oğuz Ergin² Onur Mutlu¹

¹ETH Zürich

²TOBB University of Economics and Technology

³Galicia Supercomputing Center (CESGA)

DRAM is the building block of modern main memory systems. DRAM cells must be periodically refreshed to prevent data loss. Refresh operations degrade system performance by interfering with memory accesses. As DRAM chip density increases with technology node scaling, refresh operations also increase because: 1) the number of DRAM rows in a chip increases; and 2) DRAM cells need additional refresh operations to mitigate bit failures caused by RowHammer, a failure mechanism that becomes worse with technology node scaling. Thus, it is critical to enable refresh operations at low performance overhead. To this end, we propose a new operation, Hidden Row Activation (HiRA), and the HiRA Memory Controller (HiRA-MC) to perform HiRA operations

As DRAM density increases with technology node scaling, the performance overhead of refresh also increases due to three major reasons. First, as the DRAM chip density increases, more DRAM rows need to be periodically refreshed in a DRAM chip [55, 57–61]. Second, as DRAM technology node scales down, DRAM cells become smaller and thus can store less amount of charge, requiring them to be refreshed more frequently [10, 20, 67, 102, 103, 118, 122–124]. Third, with increasing DRAM density, DRAM cells are placed closer to each other, exacerbating charge leakage via a disturbance error mechanism called RowHammer [79, 84, 119, 120, 133, 134, 167, 180, 183], and thus requiring additional refresh operations (called preventive refreshes) to avoid data corruption due to RowHam-

https://arxiv.org/pdf/2209.10198.pdf



Outline

Background and Problem

Goal and Key Idea

HiRA: Hidden Row Activation

HiRA in Real DRAM Chips

HiRA-MC: HiRA Memory Controller

Performance Evaluation

- HiRA: Hidden Row Activation a new DRAM operation
 - First technique that **refreshes a DRAM row** *concurrently with* **activating another row** in the *same* bank in **off-the-shelf DRAM chips**
 - **Real DRAM chip** experiments:
 - HiRA works on **56 real off-the-shelf DRAM chips**
 - **51.4% reduction** in the time spent for refresh operations

- HiRA-MC: HiRA Memory Controller a new mechanism
 - Leverages HiRA to perform refresh requests concurrently with DRAM accesses and other refresh requests
 - HiRA-MC provides:
 - 12.6% **speedup** by hiding *periodic* refresh latency
 - 3.7x speedup by hiding *RowHammer-preventive* refresh latency

HiRA: Hidden Row Activation

for Reducing Refresh Latency of Off-the-Shelf DRAM Chips

Abdullah Giray Yağlıkçı

Ataberk Olgun Minesh Patel Haocong Luo Hasan Hassan Lois Orosa Oğuz Ergin Onur Mutlu

SAFARI







HiRA: Hidden Row Activation

for Reducing Refresh Latency of Off-the-Shelf DRAM Chips

Backup Slides

Abdullah Giray Yağlıkçı

Ataberk Olgun Minesh Patel Haocong Luo Hasan Hassan Lois Orosa Oğuz Ergin Onur Mutlu


SAFARI








The RowHammer Vulnerability




Repeatedly **opening** (activating) and **closing** (precharging) a DRAM row in **real DRAM chips** causes **RowHammer bit flips** in nearby cells

Preventive Refresh



Activating a DRAM row refreshes the row and prevents RowHammer bit flips

Mitigating RowHammer




Preventive Refresh

Activating potential victim rows mitigate RowHammer by refreshing them

RowHammer and Preventive Refresh

- RowHammer: Repeatedly accessing a DRAM row can cause bit flips in other physically nearby rows
- <u>Preventive Refresh</u>: Refresh a DRAM row when a physically nearby row is activated based on <u>activation counts</u> or <u>probabilistic</u> <u>processes</u>



Preventive refresh mitigates RowHammer bit flips


HiRA: Hidden Row Activation

- HiRA concurrently activates two rows in a DRAM bank
 - Challenge 1: Only one row can be activated in a DRAM bank at a given time
 - Solution 1: HiRA violates timing constraints for concurrent row activations
- HiRA issues two row activation (ACT) commands in quick succession
 - Challenge 2: DRAM chips ignore the second activation before precharge
 - Solution 2 : HiRA issues a precharge (PRE) command between two ACTs
- HiRA activates two DRAM rows in the same bank
 - Challenge 3: The two rows can override each other's data via shared bitlines
 - Solution 3: HiRA uses rows from two electrically disconnected subarrays


HiRA violates DRAM timing constraints by issuing a sequence of ACT-PRE-ACT commands that target two rows in two electrically disconnected subarrays

HiRA: Hidden Row Activation

Refreshing RowA concurrently with Activating RowB



HiRA Operation




HiRA refreshes RowA concurrently with activating RowB by issuing ACT-PRE-ACT commands in quick succession

SAFARI

HiRA in Off-the-Shelf DRAM Chips: Key Results


- HiRA works in **56 off-the-shelf DRAM chips** from **SK Hynix**
- •51.4% reduction in the time spent for refresh operations
- •HiRA performs a given row's **refresh** *concurrently with* **activating** any of the **32% of the rows** in the same bank



HiRA effectively reduces the time spent for refresh operations in off-the-shelf DRAM chips


HiRA Support in Off-the-Shelf DRAM Chips

- •56 off-the-shelf DDR4 DRAM chips support HiRA (from SK Hynix)
- HiRA Coverage of a given DRAM row:
 - Refresh a given DRAM row while activating other rows in the same bank




HiRA can refresh a DRAM row concurrently with 32% of any of the other DRAM rows in the same bank

HiRA's Second Row Activation




- Does performing HiRA in between refresh the victim row?
 - If HiRA's second row activation is performed, more activations are needed to induce RowHammer bit flips
 - If HiRA's second row activation is ignored, RowHammer threshold should not change




Variation across DRAM Banks

- Coverage: Identical across banks
- The effect of second row activation




HiRA-MC: HiRA Memory Controller

- Goal: Leverage HiRA's parallelism as much as possible
- Periodic and preventive refresh controllers generate each refresh request with a deadline
- Refresh Table buffers a refresh request until its deadline
- Concurrent Refresh Finder finds if HiRA can refresh a row
 - Concurrently with a memory request
 - Concurrently with another refresh request



The Concurrent Refresh Finder




Case 1: Executes when a precharge is issued (completes before the precharge completes)


Case 2: Periodically executes after every t_{RC} (completes before t_{RC})

HiRA-MC Example

Case 1: Refresh – Access Parallelism



Case 2: Refresh – Refresh Parallelism




HiRA-MC provides refresh-access and refresh-refresh parallelism

HiRA-MC Hardware Complexity

•We use CACTI with 22nm technology node


HiRA-MC Component	Area (mm²)	Area (% of Chip Area)	Access Latency
Refresh Table	0.00031	<0.0001%	0.07ns
RefPtr Table	0.00683	0.0017%	0.12ns
PR-FIFO	0.00029	<0.0001%	0.07ns
Subarray Pairs Table	0.00180	0.0005%	0.09ns
Overall	0.00923	0.0023%	6.31ns

HiRA-MC consumes only **0.0023%** of CPU chip area per DRAM rank



HiRA-MC does not increase memory access latency

Estimating Periodic Refresh Overhead



2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture


Nonblocking Memory Refresh

Kate Nguyen, Kehan Lyu, Xianze Meng
Department of Computer Science
Virginia Tech
Blacksburg, Virginia
katevy@vt.edu, kehan@vt.edu, xianze@vt.edu

Vilas Sridharan RAS Architecture Advanced Micro Devices, Inc Boxborough, Massachusetts vilas.sridharan@amd.com Xun Jian
Department of Computer Science
Virginia Tech
Blacksburg, Virginia
xunj@vt.edu

Reducing Overall Latency of Two Refreshes

• Refreshing two rows using nominal timing parameters:



Overall latency of refreshing two rows reduces by 51.4% from 78.25ns down to 38ns

Tested DRAM Chips

Table 4: Characteristics of the tested DDR4 DRAM modules.

Module	Module	Module Identifier	Freq	Date	Chip	Die	Chip	HiRA Coverage		Norm. N_{RH}			
Label	Vendor	Chip Identifier	(MT/s)	Code	Cap.	Rev.	Org.	Min.	Avg.	Max.	Min.	Avg.	Max.
A0	G.SKILL	DWCW (Partial Marking)*	2400	42-20	4Gb	В	x8	24.8%	25.0%	25.5%	1.75	1.90	2.52
A 1		F4-2400C17S-8GNT [39]						24.9%	26.6%	28.3%	1.72	1.94	2.55
B0	Kingston	H5AN8G8NDJR-XNC	2400	48-20	4Gb	D	x8	25.1%	32.6%	36.8%	1.71	1.89	2.34
B 1	Kingston	KSM32RD8/16HDR [87]						25.0%	31.6%	34.9%	1.74	1.91	2.51
C0		H5ANAG8NAJR-XN	2400	51-20	4Gb	F	x8	25.3%	35.3%	39.5%	1.47	1.89	2.23
C 1	SK Hynix	K Hynix HMAA4GU6AJR8N-XN [109]						29.2%	38.4%	49.9%	1.09	1.88	2.27
C2	IIIVIAA4GUUAJKoN-AN [109]						26.5%	36.1%	42.3%	1.49	1.96	2.58	


^{*} The chip identifier is partially removed on these modules. We infer the chip manufacturer and die revision based on the remaining part of the chip identifier.

https://arxiv.org/pdf/2209.10198.pdf





HiRA-MC: HiRA Memory Controller

- Periodic and preventive refresh controllers generate each refresh request with a deadline
- Refresh Table buffers a refresh request until its deadline
- Concurrent Refresh Finder finds if HiRA can refresh a row
 - Concurrently with a **DRAM access**
 - Concurrently with another refresh request




HiRA for Periodic Refreshes






RowHammer Thresholds




a) PARA's probability threshold (p_{th}) for different values of N_{RH} and $t_{RefSlack}$



b) Overall RowHammer success probability for different values of N_{RH} and $t_{RefSlack}$




HiRA for Preventive Refreshes





HiRA for Periodic Refresh


Sensitivity to Number of Channels and Ranks





HiRA for Preventive Refresh

Sensitivity to Number of Channels and Ranks








Workload Memory Access Characteristics

• 125 different 8-core multiprogrammed workloads


• Three histograms showing MPKI, RBCPKI, and RBHPKI respectively












Refresh Delay

DDRx protocols allow a REF command to be postponed for ~70us



- A **longer time slack** allows
 - the baseline to **better utilize** DRAM **idle time** to perform refresh operations
 - HiRA to find more opportunities to perform a refresh operation concurrently with a DRAM access
- Future sensitivity study: the effect of long refresh delays

Energy

- •HiRA does not change the number of refresh operations at a given time window
 - Overall energy consumed for refresh operations is the same
- HiRA improves system performance
 - Reduces the background energy consumption
- Evaluation requires an **accurate power model** based on **real system measurements**, similar to VAMPIRE [Ghose+ SIGMETRICS'17], but for HiRA operations

HiRA: Hidden Row Activation

for Reducing Refresh Latency of Off-the-Shelf DRAM Chips

Abdullah Giray Yağlıkçı

Ataberk Olgun Minesh Patel Haocong Luo Hasan Hassan Lois Orosa Oğuz Ergin Onur Mutlu

SAFARI





