Future Computing Architectures

Onur Mutlu <u>onur.mutlu@inf.ethz.ch</u> <u>https://people.inf.ethz.ch/omutlu</u> May 15, 2017 ETH Zurich Inaugural Lecture

ETH zürich



Why Do We Do Computing?



To Solve Problems



To Gain Insight

SAFARI Hamming, "Numerical Methods for Scientists and Engineers," 1962. ⁴

To Enable a Better Life & Future

How Does a Computer Solve Problems?



Orchestrating Electrons

In today's dominant technologies



How Do Problems Get Solved by Electrons?

The Transformation Hierarchy

Computer Architecture (expanded view)



Computer Architecture (narrow view)

Computer Architecture

- is the science and art of designing computing platforms (hardware, interface, system SW, and programming model)
- to achieve a set of design goals
 - □ E.g., highest performance on earth on workloads X, Y, Z
 - E.g., longest battery life at a form factor that fits in your pocket with cost < \$\$\$ CHF
 - E.g., best average performance across all known workloads at the best performance/cost ratio

• ...

Designing a supercomputer is different from designing a smartphone \rightarrow But, many fundamental principles are similar



SAFARI Source: http://www.sia-online.org (semiconductor industry association)





SAFARI Source: https://taxistartup.com/wp-content/uploads/2015/03/UK-Self-Driving-Cars.jpg









Figure 3. TPU Printed Circuit Board. It can be inserted in the slot for an SATA disk in a server, but the card uses PCIe Gen3 x16. Figure 4. Sphare the illust



Figure 4. Systolic data flow of the Matrix Multiply Unit. Software has the illusion that each 256B input is read at once, and they instantly update one location of each of 256 accumulator RAMs.

Jouppi et al., "In-Datacenter Performance Analysis of a Tensor Processing Unit", ISCA 2017.



To achieve the highest energy efficiency and performance:

we must take the expanded view

of computer architecture



What Kind of a Future Do We Want?









Challenge and Opportunity for Future

Reliable, Secure, Safe





SAFARI Source: V. Milutinovic

Challenge and Opportunity for Future

Sustainable and Energy Efficient







SAFARI

Source: http://spectrum.ieee.org/image/MjYzMzAyMg.jpeg

Challenge and Opportunity for Future

High Performance

(to solve the **toughest** & **all** problems)



SAFARI Source: Jane Ades, NHGRI



Challenge and Opportunity for Future

Personalized and Private

(in every aspect of life: health, medicine, spaces, devices, robotics, ...) Questioning what limits us in designing the best computing architectures for the future

Providing directions for fundamentally better designs

Advocating principled approaches

Increasingly Demanding Applications

Dream

and, they will come

As applications push boundaries, computing platforms will become increasingly strained.
Maslow's (Human) Hierarchy of Needs

Maslow, "A Theory of Human Motivation," Psychological Review, 1943.



We need to start with reliability and security...

Three Key Issues in Future Platforms

Fundamentally Secure/Reliable/Safe Architectures

Fundamentally Energy-Efficient Architectures
 Memory-centric (Data-centric) Architectures

Architectures for Genomics, Medicine, Health







Security is about preventing unforeseen consequences

Source: https://s-media-cache-ak0.pinimg.com/originals/48/09/54/4809543a9c7700246a0cf8acdae27abf.jpg

We do not seem to have design principles for (guaranteeing) reliability and security

Focus is on Data Storage Systems (Memory)



- Memory is a critical component of all computing systems: server, mobile, embedded, desktop, sensor, …
- Main memory system must scale (in size, technology, efficiency, cost, and management algorithms) to maintain performance growth and technology scaling benefits

As Memory Scales, It Becomes Unreliable

- Data from all of Facebook's servers worldwide
- Meza+, "Revisiting Memory Errors in Large-Scale Production Data Centers," DSN'15.



Chip density (Gb)

The DRAM Scaling Problem

- DRAM stores charge in a capacitor (charge-based memory)
 - Capacitor must be large enough for reliable sensing
 - Access transistor should be large enough for long data retention time



• As DRAM cell becomes **smaller**, it becomes **more vulnerable**

Infrastructure to Understand Such Issues



SAFARI

Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.

A Curious Discovery [Kim et al., ISCA 2014]

One can predictably induce errors in most DRAM memory chips

A simple hardware failure mechanism can create a widespread system security vulnerability



Modern DRAM is Prone to Disturbance Errors



Repeatedly reading a row enough times (before memory gets refreshed) induces disturbance errors in adjacent rows in most real DRAM chips you can buy today

49

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors, (Kim et al., ISCA 2014)

Most DRAM Modules Are Vulnerable



B company









Up to	Up to	Up to 3.3×10⁵	
1.0×10 ⁷	2.7×10 ⁶		
errors	errors	errors	

<u>Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM</u> <u>Disturbance Errors</u>, (Kim et al., ISCA 2014)

Recent DRAM Is More Vulnerable



All modules from 2012–2013 are vulnerable



loop: mov (X), %eax mov (Y), %ebx clflush (X) clflush (Y) mfence jmp loop





loop: mov (X), %eax mov (Y), %ebx clflush (X) clflush (Y) mfence jmp loop





loop: mov (X), %eax mov (Y), %ebx clflush (X) clflush (Y) mfence jmp loop





loop: mov (X), %eax mov (Y), %ebx clflush (X) clflush (Y) mfence jmp loop



Observed Errors in Real Systems

CPU Architecture	Errors	Access-Rate
Intel Haswell (2013)	22.9K	12.3M/sec
Intel Ivy Bridge (2012)	20.7K	11.7M/sec
Intel Sandy Bridge (2011)	16.1K	11.6M/sec
AMD Piledriver (2012)	59	6.1M/sec

A real reliability & security issue

Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.

One Can Take Over an Otherwise-Secure System

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

Abstract. Memory isolation is a key property of a reliable and secure computing system — an access to one memory address should not have unintended side effects on data stored in other addresses. However, as DRAM process technology

Project Zero

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors (Kim et al., ISCA 2014)

News and updates from the Project Zero team at Google

Exploiting the DRAM rowhammer bug to gain kernel privileges (Seaborn+, 2015)

Monday, March 9, 2015

Exploiting the DRAM rowhammer bug to gain kernel privileges

RowHammer Security Attack Example

- "Rowhammer" is a problem with some recent DRAM devices in which repeatedly accessing a row of memory can cause bit flips in adjacent rows (Kim et al., ISCA 2014).
 - Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors (Kim et al., ISCA 2014)
- We tested a selection of laptops and found that a subset of them exhibited the problem.
- We built two working privilege escalation exploits that use this effect.
 - Exploiting the DRAM rowhammer bug to gain kernel privileges (Seaborn+, 2015)

58

- One exploit uses rowhammer-induced bit flips to gain kernel privileges on x86-64 Linux when run as an unprivileged userland process.
- When run on a machine vulnerable to the rowhammer problem, the process was able to induce bit flips in page table entries (PTEs).
- It was able to use this to gain write access to its own page table, and hence gain read-write access to all of physical memory.

Security Implications



It's like breaking into an apartment by repeatedly slamming a neighbor's door until the vibrations open the door you were after

More Security Implications

"We can gain unrestricted access to systems of website visitors."

www.iaik.tugraz.at

Not there yet, but ...



ROOT privileges for web apps!

Daniel Gruss (@lavados), Clémentine Maurice (@BloodyTangerine), December 28, 2015 - 32c3, Hamburg, Germany

Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript (DIMVA'16)

29

More Security Implications

"Can gain control of a smart phone deterministically"

Hammer And Root

anoroio Millions of Androids

Drammer: Deterministic Rowhammer Attacks on Mobile Platforms, CCS'16 61

Source: https://fossbytes.com/drammer-rowhammer-attack-android-root-devices/

More Security Implications?



Apple's Patch for RowHammer

https://support.apple.com/en-gb/HT204934

Available for: OS X Mountain Lion v10.8.5, OS X Mavericks v10.9.5

Impact: A malicious application may induce memory corruption to escalate privileges

Description: A disturbance error, also known as Rowhammer, exists with some DDR3 RAM that could have led to memory corruption. This issue was mitigated by increasing memory refresh rates.

CVE-ID

CVE-2015-3693 : Mark Seaborn and Thomas Dullien of Google, working from original research by Yoongu Kim et al (2014)

HP, Lenovo, and other vendors released similar patches

Better Solution Directions: Principled Designs

Design fundamentally secure computing architectures

Predict and prevent such safety issues

How Do We Keep Memory Secure?

Understand: Methodologies for failure modeling and discovery
 Modeling and prediction based on real (device) data

Architect: Principled co-architecting of system and memory
 Good partitioning of duties across the stack

- Design & Test: Principled design, automation, testing
 - High coverage and good interaction with system reliability methods

Understand and Model with Experiments (DRAM)



SAFARI

Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.

Understand and Model with Experiments (Flash)



[DATE 2012, ICCD 2012, DATE 2013, ITJ 2013, ICCD 2013, SIGMETRICS 2014, HPCA 2015, DSN 2015, MSST 2015, JSAC 2016, HPCA 2017, DFRWS 2017]

NAND Daughter Board

There are Two Other Other Solutions

New Technologies: Replace or (more likely) augment DRAM with a different technology
Problem

Non-volatile memories

Embracing Un-reliability:

Design memories with different reliability and store data intelligently across them

Problem
Aigorithm
Program/Language
System Software
SW/HW Interface
Micro-architecture
Logic
Devices
Electrons

Fundamental solutions to security require co-design across the hierarchy

Challenge and Opportunity for Future

Fundamentally Secure, Reliable, Safe Computing Architectures

Three Key Issues in Future Platforms

Fundamentally Secure/Reliable/Safe Architectures

Fundamentally Energy-Efficient Architectures
 Memory-centric (Data-centric) Architectures

Architectures for Genomics, Medicine, Health



SAFARI

Source: V. Milutinovic

Maslow's (Human) Hierarchy of Needs, Revisited



We need to start with reliability and security...
Challenge and Opportunity for Future

Sustainable and Energy Efficient



Data access is the major performance and energy bottleneck

Our current design principles cause great energy waste

Processing of data is performed far away from the data



A Computing System

- Three key components
- Computation
- Communication
- Storage/memory

Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.

Computing System



Today's Computing Systems

- Are overwhelmingly processor centric
- All data processed in the processor \rightarrow at great system cost
- Processor is heavily optimized and is considered the master
- Data storage units are dumb slaves and are largely unoptimized (except for some that are on the processor die)





"It's the Memory, Stupid!" (Richard Sites, MPR, 1996)



Perils of Processor-Centric Design

Grossly-imbalanced systems

- Processing done only in **one place**
- Everything else just stores and moves data: data moves a lot
- \rightarrow Energy inefficient
- \rightarrow Low performance
- \rightarrow Complex
- Overly complex and bloated processor (and accelerators)
 - To tolerate data access from memory
 - Complex hierarchies and mechanisms
 - \rightarrow Energy inefficient
 - \rightarrow Low performance
 - \rightarrow Complex

Perils of Processor-Centric Design



1. Data access is a major bottleneck

Applications are increasingly data hungry

2. Energy consumption is a key limiter

3. Data movement energy dominates compute

Especially true for off-chip to on-chip movement

Data Movement vs. Computation Energy



A memory access consumes ~1000X the energy of a complex addition

We Need A Paradigm Shift To ...

Enable computation with minimal data movement

Compute where it makes sense (where data resides)

Make computing architectures more data-centric

Goal: In-Memory Computation Engine



Starting Simple: Data Copy and Initialization

memmove & memcpy: 5% cycles in Google's datacenter [Kanev+ ISCA'15]





VM Cloning Deduplication

••• Many more

Page Migration

Today's Systems: Bulk Data Copy



Future Systems: In-Memory Copy



RowClone: In-DRAM Row Copy



RowClone: Latency and Energy Savings



Seshadri et al., "RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data," MICRO 2013.

(Truly) In-Memory Computation

- Similarly, we can support in-DRAM AND, OR, NOT
- At low cost
- Using analog behavior of memory
- 30-60X performance and energy improvement

- New memory technologies enable even more opportunities
 - Memristors, resistive RAM, phase change memory
 - Can operate on data with minimal movement

Another Example: In-Memory Graph Processing

Large graphs are everywhere (circa 2015)



Scalable large-scale graph processing is challenging



Key Bottlenecks in Graph Processing



Tesseract System for Graph Processing

Interconnected set of 3D-stacked memory+logic chips with simple cores



Tesseract System for Graph Processing



Tesseract System for Graph Processing



Evaluated Systems



SAFARI Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing" ISCA 2015. 96

Tesseract Graph Processing Performance

>13X Performance Improvement



SAFARI Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing" ISCA 2015. 97

Tesseract Graph Processing Performance



Tesseract Graph Processing Energy



SAFARI Ahn+, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing" ISCA 2015. 99

Challenge and Opportunity for Future

Fundamentally **Energy-Efficient** (Data-Centric) **Computing Architectures**

Three Key Issues in Future Platforms

Fundamentally Secure/Reliable/Safe Architectures

Fundamentally Energy-Efficient Architectures
Memory-centric (Data-centric) Architectures

Architectures for Genomics, Medicine, Health

Genome Sequence Alignment



Source: By Aaron E. Darling, István Miklós, Mark A. Ragan - Figure 1 from Darling AE, Miklós I, Ragan MA (2008). "Dynamics of Genome Rearrangement in Bacterial Populations". PLOS Genetics. DOI:10.1371/journal.pgen.1000128., CC BY 2.5, https://commons.wikimedia.org/w/index.php?curid=30550950



Total Processing Time Breakdown



An Example Solution: GateKeeper

Novel Filter Algorithm

mappings



st

Some Key Principles and Results

- Two key principles:
 - Exploit the structure of the genome to minimize computation
 - Morph and exploit the structure of the underlying hardware to maximize performance and efficiency
- Algorithm-architecture co-design for DNA read mapping
 - Improves performance by 20-100X
 - **Improves accuracy of alignment** in the presence of errors
 - Leads to a much more comprehensive read mapper

Xin et al., "Accelerating Read Mapping with FastHASH," BMC Genomics 2013. Xin et al., "Shifted Hamming Distance: A Fast and Accurate SIMD-friendly Filter to Accelerate Alignment Verification in Read Mapping," Bioinformatics 2015. Alser et al., "GateKeeper: A New Hardware Architecture for Accelerating Pre-Alignment in DNA Short Read Mapping," arxiv 2016. Kim et al., "Genome Read In-Memory (GRIM) Filter," PSB 2017.

Concluding Remarks

A Quote from A Famous Architect

"architecture [...] based upon principle, and not upon precedent"


Another Example: Precedent-Based Design



Principled Design



Principle Applied to Another Structure



Concluding Remarks

- It is time to design principled computing architectures to achieve the highest security, performance, and efficiency
- Discover design principles for fundamentally secure and reliable computer architectures
- Design complete systems to be balanced, i.e., data-centric (or memory-centric)
- The expanded view of computer architecture can
 - Lead to orders-of-magnitude improvements
 - Enable new applications & computing platforms
 - •••

The Future is Very Bright

- Regardless of challenges
 - in underlying technology and overlying problems/requirements



Future Computing Architectures

Onur Mutlu <u>onur.mutlu@inf.ethz.ch</u> <u>https://people.inf.ethz.ch/omutlu</u> May 15, 2017 ETH Zurich Inaugural Lecture

ETH zürich



Acknowledgments

- My current and past students and postdocs
 - Mohammed Alser, Rachata Ausavarungnirun, Abhishek Bhowmick, Amirali Boroumand, Rui Cai, Yu Cai, Kevin Chang, Saugata Ghose, Kevin Hsieh, Tyler Huberty, Ben Jaiyen, Samira Khan, Jeremie Kim, Yoongu Kim, Yang Li, Jamie Liu, Lavanya Subramanian, Donghyuk Lee, Yixin Luo, Justin Meza, Gennady Pekhimenko, Vivek Seshadri, Lavanya Subramanian, Nandita Vijaykumar, Hongyi Xin, HanBin Yoon, Jishen Zhao, ...

My collaborators

 Junwhan Ahn, Can Alkan, Chita Das, Phil Gibbons, Sriram Govindan, Norm Jouppi, Mahmut Kandemir, Mike Kozuch, Konrad Lai, Ken Mai, Todd Mowry, Yale Patt, Moinuddin Qureshi, Partha Ranganathan, Bikash Sharma, Kushagra Vaid, Chris Wilkerson, ...

ETH Zurich, CMU, Microsoft Research, Intel, Google, VMware, AMD

Funding Acknowledgments

- ETH Zurich
- NSF
- GSRC
- SRC
- CyLab
- AMD, Google, Facebook, HP Labs, Huawei, IBM, Intel, Microsoft, Nvidia, Oracle, Qualcomm, Rambus, Samsung, Seagate, VMware