# Runtime Verification David Cock – david.cock@inf.ethz.ch





ad

# We're Building the Large Program Collider



Collide *instructions* at 0.99*c*, and observe the decay products.



# Why is This Useful?

- Formal verification relies on accurate models
- For systems-level HW, *these mostly don't exist*!
  - Testing lets us build confidence at these low levels
- The hardware is *trying* to tell us what it's doing.
- Further applications:
  - Debugging rack-scale systems.
  - Monitoring control flow (security).



### **Program Trace**





### **LTL and Automata**

The light stays on until I leave the house.



**G** Leave -> On **S** Enter;



# **LTL and Automata**

The light stays on until I leave the house.



Systems@ETH zürich

# **LTL and Automata**

The light stays on until I leave the house.



Systems @ ETH zarich

# **LTL and Automata**





# **LTL and Automata**





# **LTL and Automata**





# **LTL and Automata**





# **LTL and Automata**





Systems@ETH zurich

# **LTL and Automata**



# **LTL and Automata**





# **LTL and Automata**

The light stays on until I leave the house.



Systems@ETH zurich

# **Properties** No Double Frees in LTL

```
void *a = malloc();
...
{a is still allocated}
free(a);
```

We can now check this:





# **Properties** No Double Frees in LTL

```
void *a = malloc();
...
{a is still allocated}
free(a);
```

We can now check this:



Valgrind, with zero overhead!



# **Protocol Debugging**

No more than two packets in flight

#### **G** $Tx(x) \rightarrow !Tx(x+2)$ **U** Ack(x);





# **Processing:** Checking LTL with Automata

This is a well-studied problem, and standard algorithms exist:

**Gp**  $free(x) \rightarrow P$  !free(x) S x = fmalloc;



# Processing

**Bound Variables and Multiple Automata** 





# **Our Streaming Verification Engine**





# **Sources** HSSTP Testbench: Zynq7000





# Capture

# Local Trace Capture on the Zynq7000

- 32b trace port to the FPGA fabric, 250MHz, 8Gb/s.
- Custom TPIU  $\rightarrow$  AXI core, with Linux drivers:
  - Integrates with ARM OpenCSAL, interchangeable with ETB.
  - Full-speed capture and FIFO buffering (512kB).
  - Easy to use: trace\_launch <bin>; cat /dev/axi\_tpiu
  - Coming soon: PCIe & HSSTP output.





# Directions

- Enzian will support tracing.
  - Using monitoring to validate the coherence protocol.
- Increasing the scope of FPGA offload (some parts are still software).
- Analysing live systems.
  - Cache operations correctness in Linux, seL4 & Barrelfish.
  - Input sanitisation.
- PSL as an input language.
- SoC integration.

# I'd love to hear suggestions!



# Questions?

Ι



# **Checking LTL with Automata**

This is a well-studied problem, and standard algorithms exist:

**Gp**  $free(x) \rightarrow P$  !free(x) S x = fmalloc;

| <b>Gp</b> P, at t-1<br>"P was true until t-1" | P, at t<br>"P is still true at t" | <b>Gp</b> P, at t<br>"P has always been true" |
|---|-----------------------------------|---|
| 0   | 0                                 | 0   |
| 0   | 1                                 | 0   |
| 1   | 0                                 | 0   |
| 1   | 1                                 | 1   |

