

How to Write Fast Numerical Code

Spring 2013

Lecture: Dense linear algebra, LAPACK, MMM optimizations in ATLAS

Instructor: Markus Püschel

TA: Georg Ofenbeck & Daniele Spampinato



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Today

- Linear algebra software: history, LAPACK and BLAS
- Blocking (BLAS 3): key to performance
- How to make MMM fast: ATLAS, model-based ATLAS

Linear Algebra Algorithms: Examples

- Solving systems of linear equations
 - Eigenvalue problems
 - Singular value decomposition
 - LU/Cholesky/QR/... decompositions
 - ... and many others
-
- Make up most of the numerical computation across disciplines (sciences, computer science, engineering)
 - Efficient software is extremely relevant

3

The Path to LAPACK

- EISPACK and LINPACK (early 70s)
 - Libraries for linear algebra algorithms
 - Jack Dongarra, Jim Bunch, Cleve Moler, Gilbert Stewart
 - LINPACK still the name of the benchmark for the [TOP500](#) ([Wiki](#)) list of most powerful supercomputers
- Problem:
 - Implementation vector-based = low operational intensity (*e.g., MMM as double loop over scalar products of vectors*)
 - Low performance on computers with deep memory hierarchy (in the 80s)
- Solution: LAPACK
 - Reimplement the algorithms “block-based,” i.e., with locality
 - Developed late 1980s, early 1990s
 - Jim Demmel, Jack Dongarra et al.

4


Matlab

- Invented in the late 70s by Cleve Moler
- Commercialized (MathWorks) in 84
- Motivation: Make LINPACK, EISPACK easy to use
- Matlab uses LAPACK and other libraries but can only call it *if you operate with matrices and vectors and do not write your own loops*
 - A*B (calls MMM routine)
 - A\b (calls linear system solver)

5

LAPACK and BLAS

- Basic Idea:



- Basic Linear Algebra Subroutines (BLAS, [list](#))
 - BLAS 1: vector-vector operations (e.g., vector sum)
 - BLAS 2: matrix-vector operations (e.g., matrix-vector product)
 - BLAS 3: matrix-matrix operations (e.g., MMM)
- LAPACK implemented on top of BLAS
 - Using BLAS 3 as much as possible

$$\begin{aligned} I(n) = \\ O(1) \\ O(1) \\ O(\sqrt{C}) \end{aligned}$$

↑
cache size

6

Why is BLAS3 so important?

- Using BLAS3 (instead of BLAS 1 or 2) in LAPACK
 - = *blocking*
 - = *high operational intensity*
 - = *high performance*
- Remember (blocking MMM):

$$\begin{array}{c} \text{[]} \\ = \\ \text{[]} \end{array} * \begin{array}{c} \text{[]} \\ | \\ \text{[]} \end{array}$$

$$I(n) =$$

$$O(1)$$

$$\begin{array}{c} \text{[]} \\ = \\ \text{[]} \end{array} * \begin{array}{c} \text{[]} \\ | \\ \text{[]} \\ | \\ \text{[]} \end{array}$$

$$O(\sqrt{C})$$

7

Today

- Linear algebra software: history, LAPACK and BLAS
- Blocking (BLAS 3): key to performance
- How to make MMM fast: ATLAS, model-based ATLAS

8

MMM: Complexity?


- Usually computed as $C = AB + C$
- Cost as computed before
 - n^3 multiplications + n^3 additions = $2n^3$ floating point operations
 - = $O(n^3)$ runtime
- Blocking
 - Increases locality (see previous example)
 - Does not decrease cost
- Can we reduce the op count?

9

Strassen's Algorithm

- Strassen, V. "Gaussian Elimination is Not Optimal," *Numerische Mathematik* 13, 354-356, 1969
Until then, MMM was thought to be $\Theta(n^3)$
- Recurrence: $T(n) = 7T(n/2) + O(n^2) = O(n^{\log_2(7)}) \approx O(n^{2.808})$
- Fewer ops from $n=654$, but ...
 - Structure more complex → performance crossover much later
 - Numerical stability inferior

- Can we reduce more?




10

MMM Complexity: What is known

- Coppersmith, D. and Winograd, S.: "Matrix Multiplication via Arithmetic Programming," *J. Symb. Comput.* 9, 251-280, 1990
- MMM is $O(n^{2.376})$
- MMM is obviously $\Omega(n^2)$
- It could well be close to $\Theta(n^2)$
- Practically all code out there uses $2n^3$ flops
- Compare this to matrix-vector multiplication:
 - Known to be $\Theta(n^2)$ (Winograd), i.e., boring

11

MMM: Memory Hierarchy Optimization



- Huge performance difference for large sizes
- Great case study to learn memory hierarchy optimization

12

ATLAS

- BLAS program generator and library ([web](#), successor of PhiPAC)


- Idea: automatic porting





- People can also contribute handwritten code
- The generator uses empirical search over implementation alternatives to find the fastest implementation
no vectorization or parallelization: so not really used anymore
- We focus on BLAS 3 MMM
- Search only over cost $2n^3$ algorithms
(cost equal to triple loop)

13

ATLAS Architecture



source: Pingali, Yotov, Cornell¹⁴.



Remaining Details

- Register renaming and the refined model for x86
- TLB effects

17

Dependencies

- Read-after-write (RAW) or true dependency

$$\begin{array}{ll} W & r_1 = r_3 + r_4 \\ R & r_2 = 2r_1 \end{array} \quad \begin{array}{l} \text{nothing can be done} \\ \text{no ILP} \end{array}$$

- Write after read (WAR) or antidependency

$$\begin{array}{ll} R & r_1 = r_2 + r_3 \\ W & r_2 = r_4 + r_5 \end{array} \quad \begin{array}{l} \text{dependency only by} \\ \text{name } \rightarrow \text{rename} \end{array} \quad \begin{array}{ll} r_1 = r_2 + r_3 \\ r_2 = r_4 + r_5 \end{array} \quad \begin{array}{l} \text{now ILP} \end{array}$$

- Write after write (WAW) or output dependency

$$\begin{array}{ll} W & r_1 = r_2 + r_3 \\ \dots & \\ W & r_1 = r_4 + r_5 \end{array} \quad \begin{array}{l} \text{dependency only by} \\ \text{name } \rightarrow \text{rename} \end{array} \quad \begin{array}{ll} r_1 = r_2 + r_3 \\ \dots \\ r_1 = r_4 + r_5 \end{array} \quad \begin{array}{l} \text{now ILP} \end{array}$$

18

Resolving WAR

$$\begin{array}{ll} R & r_1 = r_2 + r_3 \\ W & r_2 = r_4 + r_5 \end{array}$$

dependency only by
name \rightarrow rename


$$\begin{array}{ll} r_1 = r_2 + r_3 \\ r = r_4 + r_5 \end{array}$$

now ILP

- Compiler: Use a different register, $r = r_6$
- Hardware (if supported): register renaming
 - Requires a separation of architectural and physical registers
 - Requires more physical than architectural registers

19

Register Renaming



- Hardware manages mapping architectural \rightarrow physical registers
- More physical than logical registers
- Hence: more instances of each r_i can be created
- Used in superscalar architectures (e.g., Intel Core) to increase ILP by resolving WAR dependencies

20

Scalar Replacement Again

- How to avoid WAR and WAW in your basic block source code
- Solution: Single static assignment (SSA) code:
 - Each variable is assigned exactly once

```
<more>
s266 = (t287 - t285);
s267 = (t282 + t286);
s268 = (t282 - t286);
s269 = (t284 + t288);
s270 = (t284 - t288);
s271 = (0.5*(t271 + t280));
s272 = (0.5*(t271 - t280));
s273 = (0.5*((t281 + t283) - (t285 + t287)));
s274 = (0.5*(s265 - s266));
no duplicates
t289 = ((9.0*s272) + (5.4*s273));
t290 = ((5.4*s272) + (12.6*s273));
t291 = ((1.8*s271) + (1.2*s274));
t292 = ((1.2*s271) + (2.4*s274));
a122 = (1.8*(t269 - t278));
a123 = (1.8*s267);
a124 = (1.8*s269);
t293 = ((a122 - a123) + a124);
a125 = (1.8*(t267 - t276));
t294 = (a125 + a123 + a124);
t295 = ((a125 - a122) + (3.6*s267));
t296 = (a122 + a125 + (3.6*s269));
<more>
```

21

Micro-MMM Standard Model

- $MU \cdot NU + MU + NU \leq NR - \text{ceil}((Lx+1)/2)$
- Core: $MU = 2, NU = 3$

$$\begin{array}{ccc} \text{[} & \bullet & \text{[} \\ \text{a} & & \text{b} & = & \text{[} \\ & & & & \text{c} \end{array} \quad \text{reuse in } a, b, c$$

- Code sketch ($KU = 1$)

```
rc1 = c[0,0], ..., rc6 = c[1,2] // 6 registers
loop over k {
    load a // 2 registers
    load b // 3 registers
    compute // 6 indep. mults, 6 indep. adds, reuse a and b
}
c[0,0] = rc1, ..., c[1,2] = rc6
```

22

Extended Model (x86)

- MU = 1, NU = NR - 2 = 14

$$\begin{array}{c} \blacksquare \bullet \blacksquare = \blacksquare \\ a \qquad \qquad \qquad c \end{array} \quad reuse \text{ in } c$$

- Code sketch (KU = 1)


```
rc1 = c[0], ..., rc14 = c[13] // 14 registers
loop over k {
    load a          // 1 register
    {rb = b[1]      // 1 register
     rb = rb*a      // mult (two-operand)
     rc1 = rc1 + rb // add (two-operand)
     {rb = b[2]      // reuse register (WAR: renaming resolves it)
      rb = rb*a
      rc2 = rc2 + rb
      ...
    }
    c[0] = rc1, ..., c[13]
```

Summary:

- no reuse in a and b
- + larger tile size for c since for b only one register is used

Experiments

- Unleashed:* Not generated = hand-written contributed code
- Refined model* for computing register tiles on x86
- Blocking is for L1 cache
- Result:* Model-based is comparable to search-based (except Itanium)



graph: Pingali, Yotov, Cornell U. 24

Remaining Details

- Register renaming and the refined model for x86
- **TLB effects**
 - Blackboard