

FLIN:

Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives

Arash Tavakkol, Mohammad Sadrosadati, **Saugata Ghose**,
Jeremie S. Kim, Yixin Luo, Yaohua Wang, Nika Mansouri Ghiasi,
Lois Orosa, Juan Gómez-Luna, Onur Mutlu

June 5, 2018

- Modern solid-state drives (SSDs) use new storage protocols (e.g., NVMe) that **eliminate the OS software stack**
 - I/O requests are now scheduled inside the SSD
 - Enables **high throughput**: millions of IOPS
- OS software stack elimination **removes existing fairness mechanisms**
 - We **experimentally characterize fairness** on four real state-of-the-art SSDs
 - **Highly unfair slowdowns**: large difference across concurrently-running applications
- We find and analyze **four sources of inter-application interference** that lead to slowdowns in state-of-the-art SSDs
- **FLIN**: a new I/O request scheduler for modern SSDs designed to **provide both fairness and high performance**
 - Mitigates all four sources of inter-application interference
 - Implemented fully in the SSD controller firmware, uses < 0.06% of DRAM space
 - FLIN improves **fairness by 70%** and **performance by 47%** compared to a state-of-the-art I/O scheduler

Background: Modern SSD Design


Unfairness Across Multiple Applications
in Modern SSDs

FLIN:

Flash-Level INterference-aware SSD Scheduler


Experimental Evaluation

Conclusion




■ Back End: data storage


- Memory chips (e.g., NAND flash memory, PCM, MRAM, 3D XPoint)




- **Back End:** data storage
 - Memory chips (e.g., NAND flash memory, PCM, MRAM, 3D XPoint)
- **Front End:** management and control units



- **Back End:** data storage
 - Memory chips (e.g., NAND flash memory, PCM, MRAM, 3D XPoint)
- **Front End:** management and control units
 - **Host–Interface Logic (HIL):** protocol used to communicate with host




- **Back End:** data storage
 - Memory chips (e.g., NAND flash memory, PCM, MRAM, 3D XPoint)
- **Front End:** management and control units
 - Host–Interface Logic (HIL): protocol used to communicate with host
 - **Flash Translation Layer (FTL):** manages resources, processes I/O requests




- **Back End:** data storage
 - Memory chips (e.g., NAND flash memory, PCM, MRAM, 3D XPoint)
- **Front End:** management and control units
 - **Host–Interface Logic (HIL):** protocol used to communicate with host
 - **Flash Translation Layer (FTL):** manages resources, processes I/O requests
 - **Flash Channel Controllers (FCCs):** sends commands to, transfers data with memory chips in back end

- SSDs initially adopted **conventional** host–interface protocols (e.g., SATA)
 - Designed for magnetic hard disk drives
 - Maximum of only **thousands of IOPS** per device



- Modern SSDs use **high-performance** host–interface protocols (e.g., NVMe)
 - Bypass OS intervention: **SSD must perform scheduling**
 - Take advantage of SSD throughput: enables **millions of IOPS** per device



Fairness mechanisms in OS software stack are also eliminated
Do modern SSDs need to handle fairness control?

Background: Modern SSD Design

Unfairness Across Multiple Applications in Modern SSDs


FLIN:

Flash-Level INterference-aware SSD Scheduler

Experimental Evaluation

Conclusion

- We measure fairness using four **real state-of-the-art SSDs**
 - NVMe protocol
 - Designed for datacenters
- **Flow**: a series of I/O requests generated by an application
- **Slowdown** = $\frac{\text{shared flow response time}}{\text{alone flow response time}}$ (*lower is better*)
- **Unfairness** = $\frac{\text{max slowdown}}{\text{min slowdown}}$ (*lower is better*)
- **Fairness** = $\frac{1}{\text{unfairness}}$ (*higher is better*)



average slowdown of *tpce*:
2x to 106x across our four real SSDs

**SSDs do not provide fairness
among concurrently-running flows**


- Interference among concurrently-running flows
- We perform a **detailed study of interference**
 - **MQSim**: detailed, open-source modern SSD simulator [FAST 2018]
<https://github.com/CMU-SAFARI/MQSim>
 - Run flows that are designed to demonstrate each source of interference
 - Detailed experimental characterization results in the paper
- We uncover four sources of interference among flows

- The **I/O intensity** of a flow affects the average **queue wait time** of flash transactions


The average response time of a low-intensity flow **substantially increases** due to interference from a high-intensity flow

- Similar to memory scheduling for bandwidth-sensitive threads vs. latency-sensitive threads

- Some flows take advantage of **chip-level parallelism** in back end




- Some flows take advantage of **chip-level parallelism** in back end




Even distribution of transactions in chip-level queues

- Leads to a **low queue wait time**


- Other flows have access patterns that **do not exploit parallelism**




- Other flows have access patterns that **do not exploit parallelism**



- Other flows have access patterns that **do not exploit parallelism**




- Other flows have access patterns that **do not exploit parallelism**



Flows with **parallelism-friendly access patterns** are **susceptible to interference** from flows whose access patterns do not exploit parallelism

- State-of-the-art SSD I/O schedulers **prioritize reads over writes**
- Effect of read prioritization on fairness (vs. first-come, first-serve)



When flows have **different read/write ratios**, existing schedulers do not effectively provide fairness

Source 4: Different Garbage Collection Demands *SAFARI*

- NAND flash memory performs **writes out of place**
 - Erases can only happen on an entire **flash block** (hundreds of flash pages)
 - Pages marked invalid during write
- **Garbage collection** (GC)
 - Selects a block with mostly-invalid pages
 - Moves any remaining valid pages
 - Erases blocks with mostly-invalid pages
- **High-GC flow:** flows with a higher write intensity induce more garbage collection activities

The GC activities of a **high-GC** flow can unfairly block flash transactions of a **low-GC** flow

- **Four major sources of unfairness** in modern SSDs
 1. I/O intensity
 2. Request access patterns
 3. Read/write ratio
 4. Garbage collection demands

OUR GOAL

Design an I/O request scheduler for SSDs that

- (1) provides **fairness** among flows
- by mitigating **all four sources of interference**, and
- (2) maximizes performance and throughput

Background: Modern SSD Design


Unfairness Across Multiple Applications
in Modern SSDs

FLIN:


Flash-Level INterference-aware SSD Scheduler

Experimental Evaluation


Conclusion




- **FLIN is a three-stage I/O request scheduler**
 - Replaces existing transaction scheduling unit
 - Takes in flash transactions, reorders them, sends them to flash channel
- **Identical throughput to state-of-the-art schedulers**
- **Fully implemented in the SSD controller firmware**
 - No hardware modifications
 - Requires < 0.06% of the DRAM available within the SSD




- Stage 1: Fairness-aware Queue Insertion
relieves I/O intensity and access pattern interference







- Stage 1: Fairness-aware Queue Insertion
relieves I/O intensity and access pattern interference







- Stage 1: Fairness-aware Queue Insertion
relieves I/O intensity and access pattern interference






- Stage 1: Fairness-aware Queue Insertion
relieves I/O intensity and access pattern interference





- Stage 1: Fairness-aware Queue Insertion
relieves I/O intensity and access pattern interference
- Stage 2: Priority-aware Queue Arbitration
enforces priority levels that are assigned to each flow by the host

Three Stages of FLIN



- **Stage 1: Fairness-aware Queue Insertion**
relieves I/O intensity and access pattern interference
- **Stage 2: Priority-aware Queue Arbitration**
enforces priority levels that are assigned to each flow by the host
- **Stage 3: Wait-balancing Transaction Selection**
relieves read/write ratio and garbage collection demand interference

Background: Modern SSD Design

Unfairness Across Multiple Applications
in Modern SSDs

FLIN:


Flash-Level INterference-aware SSD Scheduler

Experimental Evaluation


Conclusion

- **MQSim:** <https://github.com/CMU-SAFARI/MQSim> [FAST 2018]
 - Protocol: NVMe 1.2 over PCIe
 - User capacity: 480GB
 - Organization: 8 channels, 2 planes per die, 4096 blocks per plane, 256 pages per block, 8kB page size
- **40 workloads containing four randomly-selected storage traces**
 - Each storage trace is collected from real enterprise/datacenter applications: UMass, Microsoft production/enterprise
 - Each application classified as low-interference or high-interference

- **Sprinkler** [Jung+ HPCA 2014]
a state-of-the-art device-level high-performance scheduler
- **Sprinkler+Fairness** [Jung+ HPCA 2014, Jun+ NVMSA 2015]
we add a state-of-the-art fairness mechanism to Sprinkler that was previously proposed for OS-level I/O scheduling
 - **Does not have direct information** about the internal resources and mechanisms of the SSD
 - Does not mitigate **all four sources of interference**



**FLIN improves fairness by an average of 70%,
by mitigating *all* four major sources of interference**



FLIN improves performance by an average of 47%,
by making use of idle resources in the SSD and
improving the performance of low-interference flows

- Fairness and weighted speedup for each workload
 - FLIN improves fairness and performance for *all* workloads

- Maximum slowdown
 - Sprinkler/Sprinkler+Fairness: several applications with maximum slowdown over 500x
 - FLIN: no flow with a maximum slowdown over 80x

- Effect of each stage of FLIN on fairness and performance

- Sensitivity study to FLIN and SSD parameters

- Effect of write caching

Background: Modern SSD Design

Unfairness Across Multiple Applications
in Modern SSDs

FLIN:

Flash-Level INterference-aware SSD Scheduler

Experimental Evaluation

Conclusion

- Modern solid-state drives (SSDs) use new storage protocols (e.g., NVMe) that **eliminate the OS software stack**
 - Enables **high throughput**: millions of IOPS
 - OS software stack elimination **removes existing fairness mechanisms**
 - **Highly unfair slowdowns** on real state-of-the-art SSDs
- **FLIN**: a new I/O request scheduler for modern SSDs designed to **provide both fairness and high performance**
 - Mitigates all four sources of inter-application interference
 - » Different I/O intensities
 - » Different request access patterns
 - » Different read/write ratios
 - » Different garbage collection demands
 - Implemented fully in the SSD controller firmware, uses < 0.06% of DRAM
 - FLIN improves **fairness by 70%** and **performance by 47%** compared to a state-of-the-art I/O scheduler (Sprinkler+Fairness)

FLIN:

Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives

Arash Tavakkol, Mohammad Sadrosadati, **Saugata Ghose**,
Jeremie S. Kim, Yixin Luo, Yaohua Wang, Nika Mansouri Ghiasi,
Lois Orosa, Juan Gómez-Luna, Onur Mutlu

June 5, 2018

Backup Slides

- Solid-state drives (SSDs) are widely used in today's computer systems

- Data centers
- Enterprise servers
- Consumer devices



- I/O demand of both enterprise and consumer applications continues to grow
- SSDs are rapidly evolving to deliver improved performance



- RT_{f_i} : response time of Flow f_i
- S_{f_i} : slowdown of Flow f_i

$$S_{f_i} = RT_{f_i}^{shared} / RT_{f_i}^{alone}$$

- F : fairness of slowdowns across multiple flows


$$F = \frac{\min_i \{S_{f_i}\}}{\max_i \{S_{f_i}\}}$$

- $0 < F < 1$
- Higher F means that system is *more* fair

- WS : weighted speedup


$$WS = \sum_i \frac{RT_i^{alone}}{RT_i^{shared}}$$

- Modern SSDs use **high-performance** host–interface protocols (e.g., NVMe)
 - Take advantage of SSD throughput: enables *millions of IOPS* per device
 - Bypass OS intervention: **SSD must perform scheduling, ensure fairness**




**Fairness should be provided by the SSD itself.
Do modern SSDs provide fairness?**

- Flash writes can take place only to pages that are erased
 - Perform **out-of-place updates** (i.e., write data to a different, free page), mark **old page as invalid**
 - Update logical-to-physical mapping** (makes use of *cached mapping table*)
 - Some time later: **garbage collection** reclaims invalid physical pages off the critical path of latency







- Flash writes can take place only to pages that are erased
 - Perform **out-of-place updates** (i.e., write data to a different, free page), mark **old page as invalid**
 - Update logical-to-physical mapping** (makes use of *cached mapping table*)
 - Some time later: **garbage collection** reclaims invalid physical pages off the critical path of latency
- Transaction Scheduling Unit**: resolves resource contention





- The study experimental results on our four SSDs
 - An example of two datacenter workloads running concurrently

tpcc — ***tpce***



tpce on average experiences **2x to 106x**
higher slowdown compared to *tpcc*

- The **I/O intensity** of a flow affects the average **queue wait time** of flash transactions




The queue wait time
highly increases with **I/O intensity**

Reason 1: Difference in the I/O Intensities

- An experiment to analyze the effect of concurrently executing two flows with **different I/O intensities** on fairness
 - Base flow: low intensity (16 MB/s) and **low** average chip-level queue length
 - Interfering flow: varying I/O intensities from **low to very high**


*Base flow experiences a **drastic increase** in the average length of the chip-level queue*



Reason 1: Difference in the I/O Intensities


- An experiment to analyze the effect of concurrently executing two flows with **different I/O intensities** on fairness
 - Base flow: low intensity (16 MB/s) and **low** average chip-level queue length
 - Interfering flow: varying I/O intensities from **low to very high**

*Base flow experiences a
drastic increase
in the average length of
the chip-level queue*



The average response time of a low-intensity flow **substantially increases** due to interference from a high-intensity flow


- The access pattern of a flow determines how its transactions are distributed across the chip-level queues



Even distribution of transactions in chip-level queues

- The running flow benefits from **parallelism** in the back end
- Leads to a **low** transaction queue wait time

- The access pattern of a flow determines how its transactions are distributed across the chip-level queues



Uneven distribution of flash transactions


- Higher transaction wait time in the chip-level queues

Reason 2: Difference in the Access Pattern

- An experiment to analyze the interference between concurrent flows with **different access patterns**

streaming

mixed




Reason 2: Difference in the Access Pattern

- An experiment to analyze the interference between concurrent flows with **different access patterns**


streaming

mixed




Flows with parallelism-friendly access patterns are **susceptible to interference** from flows with access patterns that do not exploit parallelism

- State-of-the-art SSD I/O schedulers tend to **prioritize** reads over writes
 - Reads are **10-40x faster** than writes
 - Reads are more likely to fall on the **critical path** of program execution
- The effect of read prioritization on fairness
 - Compare a first-come first-serve scheduler with a read-prioritized scheduler




- State-of-the-art SSD I/O schedulers tend to **prioritize** reads over writes
 - Reads are **10-40x faster** than writes
 - Reads are more likely to fall on the **critical path** of program execution
- The effect of read prioritization on fairness
 - Compare a first-come first-serve scheduler with a read-prioritized scheduler



Existing scheduling policies are not effective
at **providing fairness**, when
concurrent flows have **different read/write ratios**


- **Garbage collection** may block user I/O requests
 - Primarily depends on the **write intensity** of the workload
- An experiment with two 100%-write flows with different intensities
 - Base flow: low intensity and **moderate** GC demand
 - Interfering flow: different write intensities from **low-GC** to **high-GC**

*Lower fairness
due to GC execution*



- **Garbage collection** may block user I/O requests
 - Primarily depends on the **write intensity** of the workload
- An experiment with two 100%-write flows with different intensities
 - Base flow: low intensity and **moderate** GC demand
 - Interfering flow: different write intensities from **low-GC** to **high-GC**



*Lower fairness
due to GC execution*



The GC activities of a **high-GC** flow can unfairly block flash transactions of a **low-GC** flow


Intensity of the Interfering Flow (IMB/s)

- Relieves the interference that occurs due to the **intensity** and **access pattern** of concurrently-running flows




- In **concurrent** execution of two flows
 - Flash transactions of one flow experience a higher increase in the chip-level queue wait time
- Stage 1 performs **reordering** of transactions within the chip-level queues to reduce the queue wait

Stage 1: Fairness-Aware Queue Insertion



Stage 1: Fairness-Aware Queue Insertion

SAFARI



Stage 1: Fairness-Aware Queue Insertion

SAFARI



1. If source of the new transaction is **high-intensity**




If source of the new transaction is **low-intensity**



Stage 1: Fairness-Aware Queue Insertion

SAFARI




1. *If source of the new transaction is **high-intensity***



*If source of the new transaction is **low-intensity***



Stage 1: Fairness-Aware Queue Insertion



1. If source of the new transaction is *high-intensity*



If source of the new transaction is *low-intensity*




2a. *Estimate slowdown* of each transaction and *reorder* transactions to improve fairness in *low-intensity* part




2b. *Estimate slowdown* of each transaction and *reorder* transactions to improve fairness in *high-intensity* part




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- Stage 2
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- An example




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- Stage 2
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- An example




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- **Stage 2**
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- **An example**




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- **Stage 2**
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- **An example**




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- **Stage 2**
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- **An example**




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- Stage 2
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- An example




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- **Stage 2**
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- **An example**




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- Stage 2
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- An example




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- **Stage 2**
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- **An example**




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- Stage 2
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- An example




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- **Stage 2**
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- **An example**




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- Stage 2
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- An example




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- **Stage 2**
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- **An example**




- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- Stage 2
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- An example



- Many host–interface protocols, such as NVMe, allow the host to assign different **priority levels** to each flow
- FLIN maintains a read and a write queue for **each priority level** at Stage 1
 - Totally $2 \times P$ read and write queues in DRAM for P priority classes
- Stage 2
 - Selects one ready read/write transaction from the transactions at the head of the P read/write queues and moves it to Stage 3
 - It uses a **weighted round-robin** policy
- An example



- Minimizes interference resulted from the **read/write ratios** and **garbage collection demands** of concurrently-running flows
- Attempts to **distribute** stall times evenly across read and write transactions
- Stage 3 considers **proportional wait** time of the transactions





1. Estimate proportional wait times for the transactions in the **read slot** and **write slot**
2. If the **read-slot** transaction has a higher proportional wait time, then dispatch it to channel

The number of GC activities is **estimated** based on 1) relative write intensity, and 2) relative usage of the storage space

- FLIN can be implemented in the **firmware** of a modern SSD, and does **not require** specialized hardware
- FLIN has to keep track of
 - **flow intensities** to classify flows into and low-intensity categories,
 - **slowdowns** of individual flash transactions in the queues,
 - the average **slowdown of each flow**, and
 - the GC cost estimation data
- Our worst-case estimation shows that the DRAM overhead of FLIN would be **very modest** ($< 0.06\%$)
- The **maximum throughput** of FLIN is identical to the baseline
 - All the processings are performed **off the critical path** of transaction processing

- **MQSim**, an open-source, accurate modern SSD simulator:
<https://github.com/CMU-SAFARI/MQSim> [FAST'18]

Table 1: Configuration of the simulated SSD.

SSD Organization	Host interface: PCIe 3.0 (NVMe 1.2) User capacity: 480 GB 8 channels, 4 dies-per-channel
Flash Communication Interface	ONFI 3.1 (NV-DDR2) Width: 8 bit, Rate: 333 MT/s
Flash Microarchitecture	8 KiB page, 448 B metadata-per-page, 256 pages-per-block, 4096 blocks-per-plane, 2 planes-per-die
Flash Latencies [63]	Read latency: 75 μ s, Program latency: 1300 μ s, Erase latency: 3.8 ms

- We **categorize** workloads as low-interference or high-interference
 - A workload is high-interference if it keeps all of the flash chips busy for more than 8% of the total execution time
- We form workloads using randomly-selected combinations of **four** low- and high-interference traces
- Experiments are done in groups of workloads with 25%, 50%, 75%, and 100% high-intensity workloads

Methodology: Workloads

Table 2: Characteristics of the evaluated I/O traces.

■ We categorize workloads into four low-interference chips busy

• A workload for memory access

■ We found four low-interference workloads

■ Experimental results show that 75%, a significant portion of workloads are low-interference, 50%,


Trace	Read Ratio	Average Size (kB)		Avg. Inter Arrival (ms)		Interference Probability
		RD	WR	RD	WR	
dev [69]	0.68	21.4	31.5	4.1	6.1	Low
exch [68]	0.66	9.7	14.8	1.0	1.3	High
fin1 [7]	0.23	2.3	3.7	14.3	6.4	Low
fin2 [7]	0.82	2.3	2.9	11.1	10.8	Low
msncfs [69]	0.74	8.7	12.6	6.2	1.0	Low
msnfs [69]	0.67	10.7	11.2	0.9	0.4	High
prn-0 [80]	0.11	22.8	9.7	34.2	117.2	Low
prn-1 [80]	0.75	22.5	11.7	30	126.7	Low
prxy-0 [80]	0.03	8.3	4.6	9.1	49.4	Low
prxy-1 [80]	0.65	24.6	26.1	3.7	3.4	Low
rad-be [69]	0.18	106.2	11.7	3.6	13.5	Low
rad-ps [69]	0.10	10.3	8.2	54.2	21.5	Low
src1-0 [80]	0.56	36.2	52.0	11.8	21.7	High
src1-1 [80]	0.95	35.8	14.7	3.2	213.9	High
src1-2 [80]	0.25	19.1	32.5	56.5	405.6	Low
stg-0 [80]	0.15	24.9	9.2	4.6	350.3	Low
stg-1 [80]	0.64	59.5	7.9	7.4	746.2	Low
tpcc [68]	0.65	8.1	9.4	0.1	0.1	High
tpce [68]	0.92	8.0	12.6	0.1	0.1	High
wsrch [7]	0.99	15.1	8.6	3.0	1.2	Low

- For workload mixes 25%, 50%, 75%, and 100%, FLIN improves average fairness by


- 1.8x, 2.5x, 5.6x, and 54x over Sprinkler, and
- 1.3x, 1.6x, 2.4x, and 3.2x over Sprinkler+Fairness

- Sprinkler+Fairness **improves** fairness over Sprinkler


- Due to its inclusion of fairness control



- Sprinkler+Fairness does not consider all sources of interference, and therefore has a **much lower fairness** than FLIN





- Across the four workload categories, FLIN on average improves the weighted speedup by
 - 38%, 74%, 132%, 156% over Sprinkler, and
 - 21%, 32%, 41%, 76% over Sprinkler+Fairness
- FLIN's fairness control mechanism improves the performance of low-interference flows
- Weighted-speedup remains low for Sprinkler+Fairness as its throughput control mechanism leaves many resources idle



- The individual stages of FLIN improve **both fairness and performance** over Sprinkler, as each stage works to reduce some sources of interference
- The fairness and performance improvements of **Stage 1** are much higher than those of **Stage 3**
 - I/O intensity is the most dominant source of interference
- Stage 3 reduces the **maximum slowdown** by a greater amount than Stage 1
 - GC operations can significantly increase the stall time of transactions

Fairness and Performance of FLIN





- Across the four workload categories, FLIN reduces the average maximum slowdown by
 - 24x, 1400x, 3231x, and 1597x over Sprinkler, and
 - 2.3x, 5.5x, 12x, and 18x over Sprinkler+Fairness
- Across all of the workloads, **no flow** has a maximum slowdown greater than 80x under FLIN
- There are **several flows** that have maximum slowdowns over 500x with Sprinkler and Sprinkler+Fairness

- FLIN is a lightweight transaction scheduler for modern multi-queue SSDs (MQ-SSDs), which provides fairness among concurrently-running flows
- FLIN uses a three-stage design to protect against all four major sources of interference that exist in real MQ-SSDs
- FLIN effectively improves both fairness and system performance compared to state-of-the-art device-level schedulers
- FLIN is implemented fully within the SSD firmware with a very modest DRAM overhead ($<0.06\%$)
- Future Work
 - Coordinated OS/FLIN mechanisms