Applying to Grad School & Doing Impactful Research

Onur Mutlu <u>omutlu@gmail.com</u> tps://people.inf.ethz.ch/omut

https://people.inf.ethz.ch/omutlu

13 June 2020

Undergraduate Architecture Mentoring Workshop @ ISCA 2021

SAFARI

ETH zürich

Carnegie Mellon

Intro & Research Group




- Onur Mutlu
 - □ Full Professor @ ETH Zurich ITET (INFK), since September 2015
 - Strecker Professor @ Carnegie Mellon University ECE/CS, 2009-2016, 2016-...
 - □ PhD from UT-Austin, worked at Google, VMware, Microsoft Research, Intel, AMD
 - https://people.inf.ethz.ch/omutlu/
 - omutlu@gmail.com (Best way to reach me)
 - https://people.inf.ethz.ch/omutlu/projects.htm
- Research and Teaching in:
 - Computer architecture, computer systems, hardware security, bioinformatics
 - Memory and storage systems
 - Hardware security, safety, predictability
 - Fault tolerance
 - Hardware/software cooperation
 - Architectures for bioinformatics, health, medicine

• ...

Current Research Mission

Computer architecture, HW/SW, systems, bioinformatics, security



Graphics and Vision Processing

Build fundamentally better architectures

Four Key Current Directions

Fundamentally Secure/Reliable/Safe Architectures


Fundamentally Energy-Efficient Architectures
 Memory-centric (Data-centric) Architectures

Fundamentally Low-Latency and Predictable Architectures

Architectures for AI/ML, Genomics, Medicine, Health

The Transformation Hierarchy

Computer Architecture (expanded view)




Computer Architecture (narrow view)



To achieve the highest energy efficiency and performance:


we must take the expanded view

of computer architecture



Current Research Mission & Major Topics

Build fundamentally better architectures



Broad research spanning apps, systems, logic with architecture at the center

- Data-centric arch. for low energy & high perf.
 Proc. in Mem/DRAM, NVM, unified mem/storage
- Low-latency & predictable architectures
 - Low-latency, low-energy yet low-cost memory
 QoS-aware and predictable memory systems
- Fundamentally secure/reliable/safe arch.
 Tolerating all bit flips; patchable HW; secure mem
- Architectures for ML/AI/Genomics/Health/Med
 Algorithm/arch./logic co-design; full heterogeneity
- Data-driven and data-aware architectures
 - ML/AI-driven architectural controllers and design
 - Expressive memory and expressive systems

SAFARI Research Group

SAFARI Research Group safari.ethz.ch



https://safari.ethz.ch

Onur Mutlu's SAFARI Research Group

Computer architecture, HW/SW, systems, bioinformatics, security, memory

https://safari.ethz.ch/safari-newsletter-april-2020/



SAFARI Newsletter January 2021 Edition

<u>https://safari.ethz.ch/safari-newsletter-january-2021/</u>

in 🖸 🖌 f



Think Big, Aim High, and Have a Wonderful 2021! Newsletter January 2021



Dear SAFARI friends,

Happy New Year! We are excited to share our group highlights with you in this second edition of the SAFARI newsletter (You can find the first edition from April 2020 here). 2020 has

SAFARI PhD and Post-Doc Alumni

https://safari.ethz.ch/safari-alumni/

- Nastaran Hajinazar (ETH Zurich)
- Gagandeep Singh (ETH Zurich)
- Amirali Boroumand (Stanford Univ)
- Jeremie Kim (ETH Zurich)
- Nandita Vijaykumar (Univ. of Toronto, Assistant Professor)
- Kevin Hsieh (Microsoft Research)
- Justin Meza (Facebook)
- Mohammed Alser (ETH Zurich)
- Yixin Luo (Google)
- Kevin Chang (Facebook)
- Rachata Ausavarungnirun (KMUNTB, Assistant Professor)
- Gennady Pekhimenko (Univ. of Toronto, Assistant Professor)
- Vivek Seshadri (Microsoft Research)
- Donghyuk Lee (NVIDIA Research)
- Yoongu Kim (Google)
- Lavanya Subramanian (Intel Labs \rightarrow Facebook)
- Samira Khan (Univ. of Virginia, Assistant Professor)
- Saugata Ghose (Univ. of Illinois, Assistant Professor)

Principle: Teaching and Research

Teaching drives Research Research drives Teaching

Principle: Learning and Scholarship

Focus on learning and scholarship



Focus on Insight Encourage New Ideas

Principle: Learning and Scholarship

The quality of your work defines your impact



Principle: Good Mindset, Goals & Focus

You can make a good impact on the world



Research & Teaching: Some Overview Talks

https://www.youtube.com/onurmutlulectures

- Future Computing Architectures
 - https://www.youtube.com/watch?v=kgiZISOcGFM&list=PL5Q2soXY2Zi8D_5MGV6EnXEJHnV2YFBJI&index=1
- Enabling In-Memory Computation
 - https://www.youtube.com/watch?v=njX 14584Jw&list=PL5Q2soXY2Zi8D 5MGV6EnXEJHnV2YFBJl&index=16
- Accelerating Genome Analysis
 - https://www.youtube.com/watch?v=r7sn41IH-4A&list=PL5Q2soXY2Zi8D_5MGV6EnXEJHnV2YFBJl&index=41
- Rethinking Memory System Design
 - https://www.youtube.com/watch?v=F7xZLNMIY1E&list=PL5Q2soXY2Zi8D_5MGV6EnXEJHnV2YFBJl&index=3
- Intelligent Architectures for Intelligent Machines
 - https://www.youtube.com/watch?v=c6_LgzuNdkw&list=PL5Q2soXY2Zi8D_5MGV6EnXEJHnV2YFBJI&index=25
- The Story of RowHammer
 - https://www.youtube.com/watch?v=sgd7PHQQ1AI&list=PL5Q2soXY2Zi8D_5MGV6EnXEJHnV2YFBJl&index=39

Online Courses & Lectures

First Computer Architecture & Digital Design Course

- Digital Design and Computer Architecture
- Spring 2021 Livestream Edition: <u>https://www.youtube.com/watch?v=LbC0EZY8yw4&list=PL5Q</u> <u>2soXY2Zi_uej3aY39YB5pfW4SJ7LIN</u>


Advanced Computer Architecture Course

- Computer Architecture
- Fall 2020 Edition:


https://www.youtube.com/watch?v=c3mPdZA-

Fmc&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN

SAFARI https://www.youtube.com/onurmutlulectures



Special Courses on Memory Systems



Onur Mutlu Lectures VIEW FULL PLAYLIST

SAFARI

Onur Mutlu Lectures

VIEW FULL PLAYLIST


Onur Mutlu Lectures VIEW FULL PLAYLIST Systems

Onur Mutlu Lectures VIEW FULL PLAYLIST Onur Mutlu Lectures VIEW FULL PLAYLIST Onur Mutlu Lectures VIEW FULL PLAYLIST

Research Talks https://www.youtube.com/onurmutlulectures

DDCA (Spring 2021)

- https://safari.ethz.ch/digitaltechnik/ spring2021/doku.php?id=schedule
- https://www.youtube.com/watch?v =LbC0EZY8yw4&list=PL5Q2soXY2Zi uej3aY39YB5pfW4SJ7LIN
- Bachelor's course
 - 2nd semester at ETH Zurich
 - Rigorous introduction into "How Computers Work"
 - **Digital Design/Logic**
 - **Computer Architecture**
 - 10 FPGA Lab Assignments



Q

Search

Recent Changes Media Manager Sitemap

Digital Design and Computer Architecture -

Spring 2021

Trace: · schedule

Lectures/Schedule Lecture Buzzwords Readings Optional HWs

Home Announcements

Materials

Labs Extra Assignments

Exams

Resources

Videos

Website

Videos

Website


Videos

Website S Moodle

Technical Docs

SS15: Lecture Videos

SS15: Course Website



Spring 2021 Lectures/Schedule

Week	Date	Livestream	Lecture	Readings	Lab	HW
W1	25.02 Thu.	You Tube Live	L1: Introduction and Basics	Required Suggested Mentioned		
	26.02 Fri.	You Tube Live	L2a: Tradeoffs, Metrics, Mindset	Required		
			L2b: Mysteries in Computer Architecture (PDF) m(PPT)	Required Mentioned		
W2	04.03 Thu.	You Tube Live	L3a: Mysteries in Computer Architecture II	Required Suggested Mentioned		

Computer Architecture - Fall 2020

Comp Arch (Fall 2020)

- https://safari.ethz.ch/architecture/fall20 20/doku.php?id=schedule
- https://www.youtube.com/watch?v=c3 mPdZA-Fmc&list=PL5Q2soXY2Zi9xidyIqBxUz7x **RPS-wisBN**
- Master's level course
 - Taken by Bachelor's/Masters/PhD students
 - Cutting-edge research topics + fundamentals in Computer Architecture
 - 5 Simulator-based Lab Assignments
 - Potential research exploration
 - Many research readings

SAFARI

Recent Changes Media Manager Sitemap

Search

Q

schedule

lĺŕ

1/51





Readings HWs

Trace: • start • schedule

- Labs Exams
- Related Courses Tutorials
- Resources Computer Architecture FS19
- Course Webpage Computer Architecture FS19:
- Lecture Videos
- Digitaltechnik SS20: Course Webpage
- Digitaltechnik SS20: Lecture
- Videos Moodle
- Piazza (Q&A) **HotCRP**
- Verilog Practice Website (HDLBits)





Fall 2020 Lectures & Schedule

Week	Date	Lecture	Readings	Lab	HW
W1	17.09 Thu.	L1: Introduction and Basics (PDF) Interpretation (PPT) You The Video	Described Suggested		HW 0 Out
	18.09 Fri.	L2a: Memory Performance Attacks (PDF) (PPT) You (Methy Video	Described Suggested	Lab 1 Out	
		L2b: Data Retention and Memory Refresh (PDF) (PPT) You (Methy Video	Described Suggested		
		L2c: Course Logistics (PDF) Interpretation (PPT) You The Video			
W2	24.09 Thu.	L3a: Introduction to Genome Sequence Analysis (PDF) Imp (PPT) You The Video	Described Suggested		HW 1 Out
		L3b: Memory Systems: Challenges and Opportunities	Described Suggested		
	25.09 Fri.	L4a: Memory Systems: Solution Directions @ (PDF) @ (PPT) You Imp Video	Described Suggested		
		L4b:RowHammer (PDF) Im (PPT) You The Video	Described Suggested		
W3	01.10 Thu.	L5a: RowHammer in 2020: TRRespass @ (PDF)	Described Suggested		
		L5b: RowHammer in 2020: Revisiting RowHammer (a) (PDF) (PPT) You (100) Video	Described Suggested		
		L5c: Secure and Reliable Memory	Described		

An Interview on Research and Education

- Computing Research and Education (@ ISCA 2019)
 - https://www.youtube.com/watch?v=8ffSEKZhmvo&list=PL5Q2 soXY2Zi_4oP9LdL3cc8G6NIjD2Ydz

- Maurice Wilkes Award Speech (10 minutes)
 - https://www.youtube.com/watch?v=tcQ3zZ3JpuA&list=PL5Q2 soXY2Zi8D_5MGV6EnXEJHnV2YFBJl&index=15

More Thoughts and Suggestions

Onur Mutlu,
 <u>"Some Reflections (on DRAM)"</u>
 Award Speech for <u>ACM SIGARCH Maurice Wilkes Award</u>, at the **ISCA** Awards
 Ceremony, Phoenix, AZ, USA, 25 June 2019.
 [Slides (pptx) (pdf)]
 [Video of Award Acceptance Speech (Youtube; 10 minutes) (Youku; 13 minutes)]
 [Video of Interview after Award Acceptance (Youtube; 1 hour 6 minutes) (Youku; 1 hour 6 minutes)]
 [News Article on "ACM SIGARCH Maurice Wilkes Award goes to Prof. Onur Mutlu"]

Onur Mutlu,
 <u>"How to Build an Impactful Research Group"</u>
 <u>57th Design Automation Conference Early Career Workshop (DAC</u>), Virtual,
 19 July 2020.
 [Slides (pptx) (pdf)]

Papers, Talks, Videos, Artifacts

All are available at

https://people.inf.ethz.ch/omutlu/projects.htm

http://scholar.google.com/citations?user=7XyGUGkAAAAJ&hl=en


https://www.youtube.com/onurmutlulectures

https://github.com/CMU-SAFARI/

Example Research Topics: Quick Overview

Current Research Mission

Computer architecture, HW/SW, systems, bioinformatics, security



Graphics and Vision Processing

Build fundamentally better architectures

Four Key Issues in Future Platforms

Fundamentally Secure/Reliable/Safe Architectures

Fundamentally Energy-Efficient Architectures
 Memory-centric (Data-centric) Architectures

Fundamentally Low-Latency and Predictable Architectures

Architectures for AI/ML, Genomics, Medicine, Health

Challenge and Opportunity for Future

High Performance

(to solve the **toughest** & **all** problems)

Challenge and Opportunity for Future

Personalized and Private

(in every aspect of life: health, medicine, spaces, devices, robotics, ...)

Accelerating Genome Analysis

 Mohammed Alser, Zulal Bingol, Damla Senol Cali, Jeremie Kim, Saugata Ghose, Can Alkan, and Onur Mutlu,
 "Accelerating Genome Analysis: A Primer on an Ongoing Journey" IEEE Micro (IEEE MICRO), Vol. 40, No. 5, pages 65-75, September/October 2020.
 [Slides (pptx)(pdf)]
 [Talk Video (1 hour 2 minutes)]

Accelerating Genome Analysis: A Primer on an Ongoing Journey

Mohammed Alser ETH Zürich

Zülal Bingöl Bilkent University

Damla Senol Cali Carnegie Mellon University

Jeremie Kim ETH Zurich and Carnegie Mellon University Saugata Ghose University of Illinois at Urbana–Champaign and Carnegie Mellon University

Can Alkan Bilkent University

Onur Mutlu ETH Zurich, Carnegie Mellon University, and Bilkent University

GenASM Framework [MICRO 2020]

Damla Senol Cali, Gurpreet S. Kalsi, Zulal Bingol, Can Firtina, Lavanya Subramanian, Jeremie S. Kim, Rachata Ausavarungnirun, Mohammed Alser, Juan Gomez-Luna, Amirali Boroumand, Anant Nori, Allison Scibisz, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis" *Proceedings of the <u>53rd International Symposium on Microarchitecture</u> (<i>MICRO*), Virtual, October 2020.
 [Lighting Talk Video (1.5 minutes)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Talk Video (18 minutes)]
 [Slides (pptx) (pdf)]

GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis

Damla Senol Cali[†][™] Gurpreet S. Kalsi[™] Zülal Bingöl[▽] Can Firtina[◊] Lavanya Subramanian[‡] Jeremie S. Kim^{◊†} Rachata Ausavarungnirun[⊙] Mohammed Alser[◊] Juan Gomez-Luna[◊] Amirali Boroumand[†] Anant Nori[™] Allison Scibisz[†] Sreenivas Subramoney[™] Can Alkan[▽] Saugata Ghose^{*†} Onur Mutlu^{◊†▽} [†]Carnegie Mellon University [™]Processor Architecture Research Lab, Intel Labs [¬]Bilkent University [◊]ETH Zürich [‡]Facebook [⊙]King Mongkut's University of Technology North Bangkok ^{*}University of Illinois at Urbana–Champaign 32

New Genome Sequencing Technologies

Nanopore sequencing technology and tools for genome assembly: computational analysis of the current state, bottlenecks and future directions

Damla Senol Cali 🖾, Jeremie S Kim, Saugata Ghose, Can Alkan, Onur Mutlu


Briefings in Bioinformatics, bby017, https://doi.org/10.1093/bib/bby017 Published: 02 April 2018 Article history ▼



Oxford Nanopore MinION

Senol Cali+, "Nanopore Sequencing Technology and Tools for Genome Assembly: Computational Analysis of the Current State, Bottlenecks and Future Directions," Briefings in Bioinformatics, 2018. [Preliminary arxiv.org version]


Future of Genome Sequencing & Analysis



SAFARI Alser+, "Accelerating Genome Analysis: A Primer on an Ongoing Journey", IEEE Micro 2020.

More on Fast & Efficient Genome Analysis

 Onur Mutlu, <u>"Accelerating Genome Analysis: A Primer on an Ongoing Journey"</u> *Invited Lecture at <u>Technion</u>*, Virtual, 26 January 2021. [<u>Slides (pptx) (pdf)</u>] [<u>Talk Video (1 hour 37 minutes, including Q&A)</u>] [<u>Related Invited Paper (at IEEE Micro, 2020)</u>]



Onur Mutlu - Invited Lecture @Technion: Accelerating Genome Analysis: A Primer on an Ongoing Journey

566 views • Premiered Feb 6, 2021



Detailed Lectures on Genome Analysis

- Computer Architecture, Fall 2020, Lecture 3a
 - Introduction to Genome Sequence Analysis (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=CrRb32v7SJc&list=PL5Q2soXY2Zi9xidyIgBxUz7 xRPS-wisBN&index=5
- Computer Architecture, Fall 2020, Lecture 8
 - **Intelligent Genome Analysis** (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=ygmQpdDTL7o&list=PL5Q2soXY2Zi9xidyIgBxU z7xRPS-wisBN&index=14
- Computer Architecture, Fall 2020, Lecture 9a

SAFARI

- **GenASM: Approx. String Matching Accelerator** (ETH Zürich, Fall 2020)
- https://www.youtube.com/watch?v=XoLpzmN-Pas&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=15
- Accelerating Genomics Project Course, Fall 2020, Lecture 1
 - Accelerating Genomics (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=rgjl8ZyLsAg&list=PL5Q2soXY2Zi9E2bBVAgCqL gwiDRQDTyId

https://www.youtube.com/onurmutlulectures



Computing is Bottlenecked by Data





Modern Systems are Bottlenecked by

Data Storage and Movement

Modern Systems are Bottlenecked by Memory



An "Early" Overview Paper...

 Onur Mutlu,
 <u>"Memory Scaling: A Systems Architecture Perspective"</u> *Proceedings of the <u>5th International Memory</u> <i>Workshop (IMW)*, Monterey, CA, May 2013. <u>Slides</u> (pptx) (pdf)
 <u>EETimes Reprint</u>

Memory Scaling: A Systems Architecture Perspective

Onur Mutlu Carnegie Mellon University onur@cmu.edu http://users.ece.cmu.edu/~omutlu/

https://people.inf.ethz.ch/omutlu/pub/memory-scaling_memcon13.pdf

Fundamentally Secure, Reliable, Safe Computing Architectures

Infrastructures to Understand Such Issues




Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors (Kim et al., ISCA 2014)

Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case (Lee et al., HPCA 2015)


AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems (Qureshi et al., DSN 2015) An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms (Liu et al., ISCA 2013)

The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study (Khan et al., SIGMETRICS 2014)



SAFARI

Infrastructures to Understand Such Issues



SAFARI


Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.

SoftMC: Open Source DRAM Infrastructure

 Hasan Hassan et al., "<u>SoftMC: A</u> <u>Flexible and Practical Open-</u> <u>Source Infrastructure for</u> <u>Enabling Experimental DRAM</u> <u>Studies</u>," HPCA 2017.

- Flexible
- Easy to Use (C++ API)
- Open-source

github.com/CMU-SAFARI/SoftMC





<u>https://github.com/CMU-SAFARI/SoftMC</u>

SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies

Hasan Hassan^{1,2,3} Nandita Vijaykumar³ Samira Khan^{4,3} Saugata Ghose³ Kevin Chang³ Gennady Pekhimenko^{5,3} Donghyuk Lee^{6,3} Oguz Ergin² Onur Mutlu^{1,3}

¹ETH Zürich ²TOBB University of Economics & Technology ³Carnegie Mellon University ⁴University of Virginia ⁵Microsoft Research ⁶NVIDIA Research

SAFARI

A Curious Discovery [Kim et al., ISCA 2014]

One can predictably induce errors in most DRAM memory chips

A simple hardware failure mechanism can create a widespread system security vulnerability



One Can Take Over an Otherwise-Secure System

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

Abstract. Memory isolation is a key property of a reliable and secure computing system — an access to one memory address should not have unintended side effects on data stored in other addresses. However, as DRAM process technology

Project Zero

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors (Kim et al., ISCA 2014)

News and updates from the Project Zero team at Google

Exploiting the DRAM rowhammer bug to gain kernel privileges (Seaborn+, 2015)

Monday, March 9, 2015

Exploiting the DRAM rowhammer bug to gain kernel privileges



SAFARI

First RowHammer Analysis

Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu,
 "Flipping Bits in Memory Without Accessing Them: An

 Experimental Study of DRAM Disturbance Errors"
 Proceedings of the <u>41st International Symposium on Computer</u>
 <u>Architecture</u> (ISCA), Minneapolis, MN, June 2014.

 [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Source Code and Data]

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

Yoongu Kim¹ Ross Daly^{*} Jeremie Kim¹ Chris Fallin^{*} Ji Hye Lee¹ Donghyuk Lee¹ Chris Wilkerson² Konrad Lai Onur Mutlu¹ ¹Carnegie Mellon University ²Intel Labs

Future of Memory Reliability/Security

Onur Mutlu, "The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser" Invited Paper in Proceedings of the Design, Automation, and Test in Europe Conference (DATE), Lausanne, Switzerland, March 2017. [Slides (pptx) (pdf)]

The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser

Onur Mutlu ETH Zürich onur.mutlu@inf.ethz.ch https://people.inf.ethz.ch/omutlu

SAFARI https://people.inf.ethz.ch/omutlu/pub/rowhammer-and-other-memory-issues_date17.pdf 51

A More Recent RowHammer Retrospective

Onur Mutlu and Jeremie Kim,
 "RowHammer: A Retrospective"

 IEEE Transactions on Computer-Aided Design of Integrated Circuits and
 Systems (TCAD) Special Issue on Top Picks in Hardware and
 Embedded Security, 2019.

 [Preliminary arXiv version]
 [Slides from COSADE 2019 (pptx)]
 [Slides from VLSI-SOC 2020 (pptx) (pdf)]
 [Talk Video (30 minutes)]

RowHammer: A Retrospective

Onur Mutlu§‡Jeremie S. Kim‡§§ETH Zürich‡Carnegie Mellon University

RowHammer in 2020

RowHammer in 2020 (I)

 Jeremie S. Kim, Minesh Patel, A. Giray Yaglikci, Hasan Hassan, Roknoddin Azizi, Lois Orosa, and Onur Mutlu, "Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques" Proceedings of the <u>47th International Symposium on Computer</u> <u>Architecture</u> (ISCA), Valencia, Spain, June 2020.
 [Slides (pptx) (pdf)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Talk Video (20 minutes)]
 [Lightning Talk Video (3 minutes)]

Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques

Jeremie S. Kim^{§†} Minesh Patel[§] A. Giray Yağlıkçı[§] Hasan Hassan[§] Roknoddin Azizi[§] Lois Orosa[§] Onur Mutlu^{§†} [§]ETH Zürich [†]Carnegie Mellon University

RowHammer in 2020 (II)

 Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi,
 "TRRespass: Exploiting the Many Sides of Target Row Refresh" Proceedings of the <u>41st IEEE Symposium on Security and Privacy</u> (S&P), San Francisco, CA, USA, May 2020.
 [Slides (pptx) (pdf)]
 [Lecture Slides (pptx) (pdf)]
 [Lecture Slides (pptx) (pdf)]
 [Lecture Video (17 minutes)]
 [Lecture Video (59 minutes)]
 [Source Code]
 [Web Article]
 Best paper award.
 Pwnie Award 2020 for Most Innovative Research. Pwnie Awards 2020

TRRespass: Exploiting the Many Sides of Target Row Refresh

Pietro Frigo^{*†} Emanuele Vannacci^{*†} Hasan Hassan[§] Victor van der Veen[¶] Onur Mutlu[§] Cristiano Giuffrida^{*} Herbert Bos^{*} Kaveh Razavi^{*}

*Vrije Universiteit Amsterdam

[§]ETH Zürich

[¶]Qualcomm Technologies Inc.

TRRespass Key Takeaways

RowHammer is still an open problem

Security by obscurity is likely not a good solution

RowHammer in 2020 (III)

 Lucian Cojocar, Jeremie Kim, Minesh Patel, Lillian Tsai, Stefan Saroiu, Alec Wolman, and Onur Mutlu,
 "Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers"
 Proceedings of the <u>41st IEEE Symposium on Security and</u> Privacy (S&P), San Francisco, CA, USA, May 2020.
 [Slides (pptx) (pdf)]
 [Talk Video (17 minutes)]

Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers

Lucian Cojocar, Jeremie Kim^{§†}, Minesh Patel[§], Lillian Tsai[‡], Stefan Saroiu, Alec Wolman, and Onur Mutlu^{§†} Microsoft Research, [§]ETH Zürich, [†]CMU, [‡]MIT

BlockHammer Solution in 2021

 A. Giray Yaglikci, Minesh Patel, Jeremie S. Kim, Roknoddin Azizi, Ataberk Olgun, Lois Orosa, Hasan Hassan, Jisung Park, Konstantinos Kanellopoulos, Taha Shahroodi, Saugata Ghose, and Onur Mutlu,
 "BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows"
 Proceedings of the <u>27th International Symposium on High-Performance</u> Computer Architecture (HPCA), Virtual, February-March 2021.
 [Slides (pptx) (pdf)]
 [Short Talk Slides (pptx) (pdf)]
 [Talk Video (22 minutes)]

BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows

A. Giray Yağlıkçı¹ Minesh Patel¹ Jeremie S. Kim¹ Roknoddin Azizi¹ Ataberk Olgun¹ Lois Orosa¹ Hasan Hassan¹ Jisung Park¹ Konstantinos Kanellopoulos¹ Taha Shahroodi¹ Saugata Ghose² Onur Mutlu¹ ¹ETH Zürich ²University of Illinois at Urbana–Champaign

Detailed Lectures on RowHammer

- Computer Architecture, Fall 2020, Lecture 4b
 - RowHammer (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=KDy632z23UE&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=8
- Computer Architecture, Fall 2020, Lecture 5a
 - RowHammer in 2020: TRRespass (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=pwRw7QqK_qA&list=PL5Q2soXY2Zi9xidyIgBxU z7xRPS-wisBN&index=9
- Computer Architecture, Fall 2020, Lecture 5b
 - RowHammer in 2020: Revisiting RowHammer (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=gR7XR-Eepcg&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=10
- Computer Architecture, Fall 2020, Lecture 5c
 - Secure and Reliable Memory (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=HvswnsfG3oQ&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=11

SAFARI

https://www.youtube.com/onurmutlulectures

The Story of RowHammer Lecture ...

Onur Mutlu,
 "The Story of RowHammer"
 Keynote Talk at <u>Secure Hardware, Architectures, and Operating Systems</u>
 <u>Workshop</u> (SeHAS), held with <u>HiPEAC 2021 Conference</u>, Virtual, 19 January 2021.
 [Slides (pptx) (pdf)]
 [Talk Video (1 hr 15 minutes, with Q&A)]



1,293 views • Premiered Feb 2, 2021





Proceedings of the IEEE, Sept. 2017

Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives


This paper reviews the most recent advances in solid-state drive (SSD) error characterization, mitigation, and data recovery techniques to improve both SSD's reliability and lifetime.

By YU CAI, SAUGATA GHOSE, ERICH F. HARATSCH, YIXIN LUO, AND ONUR MUTLU

SAFAR

https://arxiv.org/pdf/1706.08642

Understand and Model with Experiments (Flash)



[DATE 2012, ICCD 2012, DATE 2013, ITJ 2013, ICCD 2013, SIGMETRICS 2014, HPCA 2015, DSN 2015, MSST 2015, JSAC 2016, HPCA 2017, DFRWS 2017, PIEEE 2017, HPCA 2018, SIGMETRICS 2018]

NAND Daughter Board

Cai+, "Error Characterization, Mitigation, and Recovery in Flash Memory Based Solid State Drives," Proc. IEEE 2017.

One Important Takeaway

Main Memory Needs Intelligent Controllers

Another Challenge and Opportunity

High Performance, Energy Efficient, Sustainable

Processing of data is performed far away from the data

Energy Waste in Mobile Devices

 Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks" Proceedings of the <u>23rd International Conference on Architectural Support for Programming</u> <u>Languages and Operating Systems</u> (ASPLOS), Williamsburg, VA, USA, March 2018.

62.7% of the total system energy is spent on data movement

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand¹Saugata Ghose¹Youngsok Kim²Rachata Ausavarungnirun¹Eric Shiu³Rahul Thakur³Daehyun Kim^{4,3}Aki Kuusela³Allan Knies³Parthasarathy Ranganathan³Onur Mutlu^{5,1}66

Data access is the major performance and energy bottleneck

Our current design principles cause great energy waste (and great performance loss)

We Need A Paradigm Shift To ...

Enable computation with minimal data movement

Compute where it makes sense (where data resides)

Make computing architectures more data-centric

Computing Architectures with


Minimal Data Movement




Fundamentally **Energy-Efficient** (Data-Centric) **Computing Architectures**

Fundamentally **High-Performance** (Data-Centric) **Computing Architectures**

Goal: Processing Inside Memory



Memory as an Accelerator



Memory similar to a "conventional" accelerator

Processing in Memory: Two Approaches

Processing using Memory
 Processing near Memory

PIM Review and Open Problems

A Modern Primer on Processing in Memory

Onur Mutlu^{a,b}, Saugata Ghose^{b,c}, Juan Gómez-Luna^a, Rachata Ausavarungnirun^d

SAFARI Research Group

^aETH Zürich ^bCarnegie Mellon University ^cUniversity of Illinois at Urbana-Champaign ^dKing Mongkut's University of Technology North Bangkok

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun, "A Modern Primer on Processing in Memory" *Invited Book Chapter in <u>Emerging Computing: From Devices to Systems -</u> <i>Looking Beyond Moore and Von Neumann*, Springer, to be published in 2021.

PIM Review and Open Problems (II)

A Workload and Programming Ease Driven Perspective of Processing-in-Memory

Saugata Ghose†Amirali Boroumand†Jeremie S. Kim†§Juan Gómez-Luna§Onur Mutlu§††Carnegie Mellon University§ETH Zürich

Saugata Ghose, Amirali Boroumand, Jeremie S. Kim, Juan Gomez-Luna, and Onur Mutlu, "Processing-in-Memory: A Workload-Driven Perspective" *Invited Article in IBM Journal of Research & Development, Special Issue on Hardware for Artificial Intelligence*, to appear in November 2019. [Preliminary arXiv version]

SAFARI

https://arxiv.org/pdf/1907.12947.pdf

More on Processing in Memory

 Vivek Seshadri et al., "<u>Ambit: In-Memory Accelerator</u> for Bulk Bitwise Operations Using Commodity DRAM <u>Technology</u>," MICRO 2017.

Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology

Vivek Seshadri^{1,5} Donghyuk Lee^{2,5} Thomas Mullins^{3,5} Hasan Hassan⁴ Amirali Boroumand⁵ Jeremie Kim^{4,5} Michael A. Kozuch³ Onur Mutlu^{4,5} Phillip B. Gibbons⁵ Todd C. Mowry⁵

¹Microsoft Research India ²NVIDIA Research ³Intel ⁴ETH Zürich ⁵Carnegie Mellon University

More on Processing in Memory

 Vivek Seshadri and Onur Mutlu,
 <u>"In-DRAM Bulk Bitwise Execution Engine"</u> *Invited Book Chapter in Advances in Computers*, to appear in 2020.
 [Preliminary arXiv version]

In-DRAM Bulk Bitwise Execution Engine

Vivek Seshadri Microsoft Research India visesha@microsoft.com Onur Mutlu ETH Zürich onur.mutlu@inf.ethz.ch

More on Processing in Memory (II)

 Nastaran Hajinazar, Geraldo F. Oliveira, Sven Gregorio, Joao Dinis Ferreira, Nika Mansouri Ghiasi, Minesh Patel, Mohammed Alser, Saugata Ghose, Juan Gomez-Luna, and Onur Mutlu, "SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM" Proceedings of the <u>26th International Conference on Architectural Support for Programming</u> <u>Languages and Operating Systems</u> (ASPLOS), Virtual, March-April 2021.
 [2-page Extended Abstract]
 [Short Talk Slides (pptx) (pdf)]
 [Talk Slides (pptx) (pdf)]
 [Short Talk Video (5 mins)]
 [Full Talk Video (27 mins)]

SIMDRAM: A Framework for Bit-Serial SIMD Processing using DRAM

*Nastaran Hajinazar^{1,2} Nika Mansouri Ghiasi¹ Juan Gómez-Luna¹ Sven Gregorio¹ Mohammed Alser¹ Onur Mutlu¹ João Dinis Ferreira¹ Saugata Ghose³

¹ETH Zürich

²Simon Fraser University

³University of Illinois at Urbana–Champaign

More on Processing in Memory (III)

 Junwhan Ahn, Sungpack Hong, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi,
 "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing"
 Proceedings of the <u>42nd International Symposium on</u> <u>Computer Architecture</u> (ISCA), Portland, OR, June 2015.
 [Slides (pdf)] [Lightning Session Slides (pdf)]

A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing

Junwhan Ahn Sungpack Hong[§] Sungjoo Yoo Onur Mutlu[†] Kiyoung Choi junwhan@snu.ac.kr, sungpack.hong@oracle.com, sungjoo.yoo@gmail.com, onur@cmu.edu, kchoi@snu.ac.kr Seoul National University [§]Oracle Labs [†]Carnegie Mellon University

More on Processing in Memory (IV)

 Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks"

Proceedings of the <u>23rd International Conference on Architectural</u> <u>Support for Programming Languages and Operating</u> <u>Systems</u> (**ASPLOS**), Williamsburg, VA, USA, March 2018.

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand1Saugata Ghose1Youngsok Kim2Rachata Ausavarungnirun1Eric Shiu3Rahul Thakur3Daehyun Kim4,3Aki Kuusela3Allan Knies3Parthasarathy Ranganathan3Onur Mutlu^{5,1}

More on Processing in Memory (V)

 Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi, "PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture" Proceedings of the <u>42nd International Symposium on</u> <u>Computer Architecture</u> (ISCA), Portland, OR, June 2015. [Slides (pdf)] [Lightning Session Slides (pdf)]

PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture

Junwhan Ahn Sungjoo Yoo Onur Mutlu[†] Kiyoung Choi junwhan@snu.ac.kr, sungjoo.yoo@gmail.com, onur@cmu.edu, kchoi@snu.ac.kr Seoul National University [†]Carnegie Mellon University

In-DRAM Physical Unclonable Functions

 Jeremie S. Kim, Minesh Patel, Hasan Hassan, and Onur Mutlu, "The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern DRAM <u>Devices"</u> Proceedings of the <u>24th International Symposium on High-Performance Computer</u> <u>Architecture</u> (HPCA), Vienna, Austria, February 2018.

 [Lightning Talk Video]
 [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]
 [Full Talk Lecture Video (28 minutes)]

The DRAM Latency PUF:

Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices

> Jeremie S. Kim^{†§} Minesh Patel[§] Hasan Hassan[§] Onur Mutlu^{§†} [†]Carnegie Mellon University [§]ETH Zürich

In-DRAM True Random Number Generation

 Jeremie S. Kim, Minesh Patel, Hasan Hassan, Lois Orosa, and Onur Mutlu, "D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput" Proceedings of the <u>25th International Symposium on High-Performance Computer</u> Architecture (HPCA), Washington, DC, USA, February 2019. [Slides (pptx) (pdf)] [Full Talk Video (21 minutes)] [Full Talk Lecture Video (27 minutes)] Top Picks Honorable Mention by IEEE Micro.

D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput

Jeremie S. Kim^{‡§}

Minesh Patel[§] Hasan Hassan[§] Lois Orosa[§] Onur Mutlu^{§‡} [‡]Carnegie Mellon University [§]ETH Zürich

Eliminating the Adoption Barriers

How to Enable Adoption of Processing in Memory

We Need to Revisit the Entire Stack

	Problem	,
	Aigorithm	
	Program/Language	
	System Software	
	SW/HW Interface	
	Micro-architecture	
	Logic	
	Devices	
	Electrons	

We can get there step by step


UPMEM Processing-in-DRAM Engine (2019)

Processing in DRAM Engine


 Includes standard DIMM modules, with a large number of DPU processors combined with DRAM chips.

Replaces standard DIMMs

- DDR4 R-DIMM modules
 - 8GB+128 DPUs (16 PIM chips)
 - Standard 2x-nm DRAM process




Large amounts of compute & memory bandwidth



https://www.anandtech.com/show/14750/hot-chips-31-analysis-inmemory-processing-by-upmem https://www.upmem.com/video-upmem-presenting-its-true-processing-in-memory-solution-hot-chips-2019/


UPMEM Memory Modules

- E19: 8 chips DIMM (1 rank). DPUs @ 267 MHz
- P21: 16 chips DIMM (2 ranks). DPUs @ 350 MHz




PIM System Organization

• UPMEM-based PIM system with 20 UPMEM memory modules of 16 chips each (40 ranks) → 2560 DPUs



More on the UPMEM PIM System



https://www.youtube.com/watch?v=Sscy1Wrr22A&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=26

Experimental Analysis of the UPMEM PIM Engine

Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture

JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland IZZAT EL HAJJ, American University of Beirut, Lebanon IVAN FERNANDEZ, ETH Zürich, Switzerland and University of Malaga, Spain CHRISTINA GIANNOULA, ETH Zürich, Switzerland and NTUA, Greece GERALDO F. OLIVEIRA, ETH Zürich, Switzerland ONUR MUTLU, ETH Zürich, Switzerland

Many modern workloads, such as neural networks, databases, and graph processing, are fundamentally memory-bound. For such workloads, the data movement between main memory and CPU cores imposes a significant overhead in terms of both latency and energy. A major reason is that this communication happens through a narrow bus with high latency and limited bandwidth, and the low data reuse in memory-bound workloads is insufficient to amortize the cost of main memory access. Fundamentally addressing this *data movement bottleneck* requires a paradigm where the memory system assumes an active role in computing by integrating processing capabilities. This paradigm is known as *processing-in-memory (PIM*).

Recent research explores different forms of PIM architectures, motivated by the emergence of new 3Dstacked memory technologies that integrate memory with a logic layer where processing elements can be easily placed. Past works evaluate these architectures in simulation or, at best, with simplified hardware prototypes. In contrast, the UPMEM company has designed and manufactured the first publicly-available real-world PIM architecture. The UPMEM PIM architecture combines traditional DRAM memory arrays with general-purpose in-order cores, called *DRAM Processing Units* (*DPUs*), integrated in the same chip.

This paper provides the first comprehensive analysis of the first publicly-available real-world PIM architecture. We make two key contributions. First, we conduct an experimental characterization of the UPMEM-based PIM system using microbenchmarks to assess various architecture limits such as compute throughput and memory bandwidth, yielding new insights. Second, we present *PrIM* (*Processing-In-Memory benchmarks*), a benchmark suite of 16 workloads from different application domains (e.g., dense/sparse linear algebra, databases, data analytics, graph processing, neural networks, bioinformatics, image processing), which we identify as memory-bound. We evaluate the performance and scaling characteristics of PrIM benchmarks on the UPMEM PIM architecture, and compare their performance and energy consumption to their stateof-the-art CPU and GPU counterparts. Our extensive evaluation conducted on two real UPMEM-based PIM systems with 640 and 2,556 DPUs provides new insights about suitability of different workloads to the PIM system, programming recommendations for software designers, and suggestions and hints for hardware and architecture designers of future PIM systems.

https://arxiv.org/pdf/2105.03814.pdf

DAMOV Methodology & Workloads

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

GERALDO F. OLIVEIRA, ETH Zürich, Switzerland JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland LOIS OROSA, ETH Zürich, Switzerland SAUGATA GHOSE, University of Illinois at Urbana–Champaign, USA NANDITA VIJAYKUMAR, University of Toronto, Canada IVAN FERNANDEZ, University of Malaga, Spain & ETH Zürich, Switzerland MOHAMMAD SADROSADATI, Institute for Research in Fundamental Sciences (IPM), Iran & ETH Zürich, Switzerland ONUR MUTLU, ETH Zürich, Switzerland

Data movement between the CPU and main memory is a first-order obstacle against improving performance, scalability, and energy efficiency in modern systems. Computer systems employ a range of techniques to reduce overheads tied to data movement, spanning from traditional mechanisms (e.g., deep multi-level cache hierarchies, aggressive hardware prefetchers) to emerging techniques such as Near-Data Processing (NDP), where some computation is moved close to memory. Prior NDP works investigate the root causes of data movement bottlenecks using different profiling methodologies and tools. However, there is still a lack of understanding about the key metrics that can identify different data movement bottlenecks and their relation to traditional and emerging data movement mitigation mechanisms. Our goal is to memory-centric data movement mitigation techniques (e.g., caching and prefetching) to more memory-centric techniques (e.g., NDP), thereby developing a rigorous understanding of the best techniques to mitigate each source of data movement.

With this goal in mind, we perform the first large-scale characterization of a wide variety of applications, across a wide range of application domains, to identify fundamental program properties that lead to data movement to/from main memory. We develop the first systematic methodology to classify applications based on the sources contributing to data movement bottlenecks. From our large-scale characterization of 77K functions across 345 applications, we select 144 functions to form the first open-source benchmark suite (DAMOV) for main memory data movement studies. We select a diverse range of functions that (1) represent different types of data movement bottlenecks, and (2) come from a wide range of application domains. Using NDP as a case study, we identify new insights about the different data movement bottlenecks and use these insights to determine the most suitable data movement mitigation mechanism for a particular application. We open-source DAMOV and the complete source code for our new characterization methodology at https://github.com/CMU-SAFARI/DAMOV.

SAFARI

https://arxiv.org/pdf/2105.03725.pdf

Detailed Lectures on PIM (I)

- Computer Architecture, Fall 2020, Lecture 6
 - **Computation in Memory** (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=oGcZAGwfEUE&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=12
- Computer Architecture, Fall 2020, Lecture 7
 - **Near-Data Processing** (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=j2GIigqn1Qw&list=PL5Q2soXY2Zi9xidyIgBxUz7 xRPS-wisBN&index=13
- Computer Architecture, Fall 2020, Lecture 11a
 - Memory Controllers (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=TeG773OgiMQ&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=20
- Computer Architecture, Fall 2020, Lecture 12d
 - Real Processing-in-DRAM with UPMEM (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=Sscy1Wrr22A&list=PL5Q2soXY2Zi9xidyIgBxUz7 xRPS-wisBN&index=25

SAFARI

Detailed Lectures on PIM (II)


- Computer Architecture, Fall 2020, Lecture 15
 - **Emerging Memory Technologies** (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=AlE1rD9G_YU&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=28
- Computer Architecture, Fall 2020, Lecture 16a
 - Opportunities & Challenges of Emerging Memory Technologies (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=pmLszWGmMGQ&list=PL5Q2soXY2Zi9xidyIgBx Uz7xRPS-wisBN&index=29
- Computer Architecture, Fall 2020, Guest Lecture
 - In-Memory Computing: Memory Devices & Applications (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=wNmqQHiEZNk&list=PL5Q2soXY2Zi9xidyIgBxU z7xRPS-wisBN&index=41

SAFARI

A Tutorial on PIM

Onur Mutlu, <u>"Memory-Centric Computing Systems"</u> Invited Tutorial at 66th International Electron Devices *Meeting (IEDM)*, Virtual, 12 December 2020. [Slides (pptx) (pdf)] [Executive Summary Slides (pptx) (pdf)] [Tutorial Video (1 hour 51 minutes)] [Executive Summary Video (2 minutes)] [Abstract and Bio] [Related Keynote Paper from VLSI-DAT 2020] [Related Review Paper on Processing in Memory]

https://www.youtube.com/watch?v=H3sEaINPBOE



PIM Can Enable New Medical Platforms

Nanopore sequencing technology and tools for genome assembly: computational analysis of the current state, bottlenecks and future directions

Damla Senol Cali 🖾, Jeremie S Kim, Saugata Ghose, Can Alkan, Onur Mutlu


Briefings in Bioinformatics, bby017, https://doi.org/10.1093/bib/bby017 Published: 02 April 2018 Article history ▼



Oxford Nanopore MinION

Senol Cali+, "Nanopore Sequencing Technology and Tools for Genome Assembly: Computational Analysis of the Current State, Bottlenecks and Future Directions," Briefings in Bioinformatics, 2018. [Preliminary arxiv.org version]

Future of Genome Sequencing & Analysis



Accelerating Genome Analysis: Overview

 Mohammed Alser, Zulal Bingol, Damla Senol Cali, Jeremie Kim, Saugata Ghose, Can Alkan, and Onur Mutlu,
 "Accelerating Genome Analysis: A Primer on an Ongoing Journey" IEEE Micro (IEEE MICRO), Vol. 40, No. 5, pages 65-75, September/October 2020.
 [Slides (pptx)(pdf)]
 [Talk Video (1 hour 2 minutes)]

Accelerating Genome Analysis: A Primer on an Ongoing Journey

Mohammed Alser ETH Zürich

Zülal Bingöl Bilkent University

Damla Senol Cali Carnegie Mellon University

Jeremie Kim ETH Zurich and Carnegie Mellon University Saugata Ghose University of Illinois at Urbana–Champaign and Carnegie Mellon University

Can Alkan Bilkent University

Onur Mutlu ETH Zurich, Carnegie Mellon University, and Bilkent University

More on Fast Genome Analysis ...

```
    Onur Mutlu,

<u>"Accelerating Genome Analysis: A Primer on an Ongoing Journey"</u>


Invited Lecture at <u>Technion</u>, Virtual, 26 January 2021.

[<u>Slides (pptx) (pdf)</u>]

[<u>Talk Video (1 hour 37 minutes, including Q&A)</u>]

[Polated Invited Paper (at IEEE Micro. 2020)]
```

[Related Invited Paper (at IEEE Micro, 2020)]



Onur Mutlu - Invited Lecture @Technion: Accelerating Genome Analysis: A Primer on an Ongoing Journey

566 views • Premiered Feb 6, 2021

■ 0 → SHARE =+ SAVE ···

Detailed Lectures on Genome Analysis

- Computer Architecture, Fall 2020, Lecture 3a
 - Introduction to Genome Sequence Analysis (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=CrRb32v7SJc&list=PL5Q2soXY2Zi9xidyIgBxUz7 xRPS-wisBN&index=5
- Computer Architecture, Fall 2020, Lecture 8
 - **Intelligent Genome Analysis** (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=ygmQpdDTL7o&list=PL5Q2soXY2Zi9xidyIgBxU z7xRPS-wisBN&index=14
- Computer Architecture, Fall 2020, Lecture 9a

SAFARI

- **GenASM: Approx. String Matching Accelerator** (ETH Zürich, Fall 2020)
- https://www.youtube.com/watch?v=XoLpzmN-Pas&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=15
- Accelerating Genomics Project Course, Fall 2020, Lecture 1
 - Accelerating Genomics (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=rgjl8ZyLsAg&list=PL5Q2soXY2Zi9E2bBVAgCqL gwiDRQDTyId

Challenge and Opportunity for Future

Fundamentally Low-Latency Computing Architectures

Truly Reducing Memory Latency

Tiered-Latency DRAM

 Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, and Onur Mutlu,
 "Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture"
 Proceedings of the 19th International Symposium on High-Performance Computer Architecture (HPCA), Shenzhen, China, February 2013. Slides (pptx)

Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture

Donghyuk Lee Yoongu Kim Vivek Seshadri Jamie Liu Lavanya Subramanian Onur Mutlu Carnegie Mellon University

Adaptive-Latency DRAM

 Donghyuk Lee, Yoongu Kim, Gennady Pekhimenko, Samira Khan, Vivek Seshadri, Kevin Chang, and Onur Mutlu,
 "Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case"
 Proceedings of the <u>21st International Symposium on High-</u> Performance Computer Architecture (HPCA), Bay Area, CA, February 2015.
 [Slides (pptx) (pdf)] [Full data sets]

Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case

Donghyuk LeeYoongu KimGennady PekhimenkoSamira KhanVivek SeshadriKevin ChangOnur Mutlu

Carnegie Mellon University

Analysis of Latency Variation in DRAM Chips

- Kevin Chang, Abhijith Kashyap, Hasan Hassan, Samira Khan, Kevin Hsieh, Donghyuk Lee, Saugata Ghose, Gennady Pekhimenko, Tianshi Li, and Onur Mutlu,
 - "Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization"
 - Proceedings of the <u>ACM International Conference on Measurement and</u> <u>Modeling of Computer Systems</u> (**SIGMETRICS**), Antibes Juan-Les-Pins, France, June 2016. [<u>Slides (pptx) (pdf)</u>] [<u>Source Code</u>]

Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization

Kevin K. Chang¹ Abhijith Kashyap¹ Hasan Hassan^{1,2} Saugata Ghose¹ Kevin Hsieh¹ Donghyuk Lee¹ Tianshi Li^{1,3} Gennady Pekhimenko¹ Samira Khan⁴ Onur Mutlu^{5,1} ¹Carnegie Mellon University ²TOBB ETÜ ³Peking University ⁴University of Virginia ⁵ETH Zürich SAFARI

Design-Induced Latency Variation in DRAM

- Donghyuk Lee, Samira Khan, Lavanya Subramanian, Saugata Ghose, Rachata Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, and Onur Mutlu,
 - "Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms" Proceedings of the <u>ACM International Conference on Measurement and</u> <u>Modeling of Computer Systems</u> (SIGMETRICS), Urbana-Champaign, IL, USA, June 2017.

Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms

Donghyuk Lee, NVIDIA and Carnegie Mellon University

Samira Khan, University of Virginia

Lavanya Subramanian, Saugata Ghose, Rachata Ausavarungnirun, Carnegie Mellon University Gennady Pekhimenko, Vivek Seshadri, Microsoft Research

Onur Mutlu, ETH Zürich and Carnegie Mellon University

Solar-DRAM: Putting It Together

 Jeremie S. Kim, Minesh Patel, Hasan Hassan, and <u>Onur Mutlu</u>, "Solar-DRAM: Reducing DRAM Access Latency by <u>Exploiting the Variation in Local Bitlines</u>" *Proceedings of the <u>36th IEEE International Conference on</u> <i>Computer Design (ICCD)*, Orlando, FL, USA, October 2018. [Slides (pptx) (pdf)] [Talk Video (16 minutes)]

Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines

Jeremie S. Kim^{‡§} Minesh Patel[§] Hasan Hassan[§] Onur Mutlu^{§‡} [‡]Carnegie Mellon University [§]ETH Zürich

CLR-DRAM: Capacity-Latency Reconfigurability

Haocong Luo, Taha Shahroodi, Hasan Hassan, Minesh Patel, A. Giray Yaglikci, Lois Orosa, Jisung Park, and Onur Mutlu,
 "CLR-DRAM: A Low-Cost DRAM Architecture Enabling
 Dynamic Capacity-Latency Trade-Off"
 Proceedings of the <u>47th International Symposium on Computer</u>
 <u>Architecture</u> (ISCA), Valencia, Spain, June 2020.
 [Slides (pptx) (pdf)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Talk Video (20 minutes)]
 [Lightning Talk Video (3 minutes)]

CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off

Haocong Luo^{§†} Taha Shahroodi[§] Hasan Hassan[§] Minesh Patel[§] A. Giray Yağlıkçı[§] Lois Orosa[§] Jisung Park[§] Onur Mutlu[§] [§]ETH Zürich [†]ShanghaiTech University

Low-Latency Solid-State Drives (SSDs)

 Jisung Park, Myungsuk Kim, Myoungjun Chun, Lois Orosa, Jihong Kim, and Onur Mutlu,
 "Reducing Solid-State Drive Read Latency by Optimizing Read-Retry" Proceedings of the <u>26th International Conference on Architectural Support for</u> <u>Programming Languages and Operating Systems</u> (ASPLOS), Virtual, March-April 2021.
 [2-page Extended Abstract]
 [Short Talk Slides (pptx) (pdf)]
 [Full Talk Slides (pptx) (pdf)]
 [Short Talk Video (5 mins)]

[Full Talk Video (19 mins)]

Reducing Solid-State Drive Read Latency by Optimizing Read-Retry

Jisung Park¹ Myungsuk Kim^{2,3} Myoungjun Chun² Lois Orosa¹ Jihong Kim² Onur Mutlu¹ ¹ETH Zürich ²Seoul National University Switzerland ²Seoul National University Republic of Korea ³Kyungpook National University Republic of Korea

Lectures on Low-Latency Memory

- Computer Architecture, Fall 2020, Lecture 10
 - Low-Latency Memory (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=vQd1YgOH1Mw&list=PL5Q2soXY2Zi9xidyIgBx Uz7xRPS-wisBN&index=19
- Computer Architecture, Fall 2020, Lecture 12b
 - Capacity-Latency Reconfigurable DRAM (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=DUtPFW3jxq4&list=PL5Q2soXY2Zi9xidyIgBxUz 7xRPS-wisBN&index=23
- Computer Architecture, Fall 2019, Lecture 11a
 - DRAM Latency PUF (ETH Zürich, Fall 2019)
 - https://www.youtube.com/watch?v=7gqnrTZpjxE&list=PL5Q2soXY2Zi-DyoI3HbqcdtUm9YWRR_z-&index=15
- Computer Architecture, Fall 2019, Lecture 11b
 - DRAM True Random Number Generator (ETH Zürich, Fall 2020)
 - https://www.youtube.com/watch?v=Y3hPv1I5f8Y&list=PL5Q2soXY2Zi-DyoI3HbqcdtUm9YWRR_z-&index=16

SAFARI

https://www.youtube.com/onurmutlulectures

A Tutorial on Low-Latency Memory



https://www.youtube.com/onurmutlulectures

We Need to Revisit the Entire Stack

	Problem	,
	Aigorithm	
	Program/Language	
	System Software	
	SW/HW Interface	
	Micro-architecture	
	Logic	
	Devices	
	Electrons	

We can get there step by step

SAFARI

Open-Source Artifacts

https://github.com/CMU-SAFARI

🖵 Repositories 45 😚 Packages 🛛 People 12 🛄 Projects	
Q Find a repository Type - Language - Sort -	
COVIDHunter COVIDHunter COVIDHunter COVIDHunter COVIDHunter COVIDHunter COVIDHunter COVIDHunter COVIDHUNTER C	Top languages • C++ • C • C# • AGS Script • VHDL Most used topics dram reliability error-correcting-codes experimental-data
SNP-Selective-Hiding An optimization-based mechanism [●] [●] to selectively hide the minimum number of overlapping SNPs among the family members Amound in the genomic studies (i.e. GWAS). Our goal is to distort the dependencies among the family members in the original database for achieving better privacy without significantly degrading the data utility. gwas genomics data-privacy differential-privacy genomic-data-analysis laplace-distribution genomic-data-analysis laplace-distribution MATLAB [®]	People 12 >

SneakySnake

SneakySnake2, is the first and the only pre-alignment filtering algorithm that works efficiently and fast on modern CPU, FPGA, and GPU architectures. It greatly (by more than two orders of magnitude) expedites sequence alignment calculation for both short and long reads. Described _____ in the Bioinformatics (2020) by Alser et al. https://arxiv.org/abs...

fpga gpu smith-waterman needleman-wunsch

sequence-alignment long-reads minimap2

● VHDL 茆 GPL-3.0 岁 6 ☆ 31 ⑦ 0 \$1 Updated on May 12

ramulator

cal15.pdf

SAFARI

A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-

●C++ 4 MIT 😵 121 ☆ 237 ⊙ 47 β 4 Updated on May 11



Some Open Source Tools (I)

- Rowhammer Program to Induce RowHammer Errors
 - <u>https://github.com/CMU-SAFARI/rowhammer</u>
- Ramulator Fast and Extensible DRAM Simulator
 - https://github.com/CMU-SAFARI/ramulator
- MemSim Simple Memory Simulator
 - https://github.com/CMU-SAFARI/memsim
- NOCulator Flexible Network-on-Chip Simulator
 - <u>https://github.com/CMU-SAFARI/NOCulator</u>
- SoftMC FPGA-Based DRAM Testing Infrastructure
 - https://github.com/CMU-SAFARI/SoftMC
- Other open-source software from my group
 - https://github.com/CMU-SAFARI/

<u>http://www.ece.cmu.edu/~safari/tools.html</u>
SAFARI

Some Open Source Tools (II)

- MQSim A Fast Modern SSD Simulator
 - <u>https://github.com/CMU-SAFARI/MQSim</u>
- Mosaic GPU Simulator Supporting Concurrent Applications
 - https://github.com/CMU-SAFARI/Mosaic
- IMPICA Processing in 3D-Stacked Memory Simulator
 - https://github.com/CMU-SAFARI/IMPICA
- SMLA Detailed 3D-Stacked Memory Simulator
 - https://github.com/CMU-SAFARI/SMLA
- HWASim Simulator for Heterogeneous CPU-HWA Systems
 <u>https://github.com/CMU-SAFARI/HWASim</u>
- Other open-source software from my group
 - https://github.com/CMU-SAFARI/

<u>http://www.ece.cmu.edu/~safari/tools.html</u>
SAFARI

More Open Source Tools (III)

A lot more open-source software from my group
 <u>https://github.com/CMU-SAFARI/</u>

SAFARI Research Group at ETH Zurich and Carnegie Mellon University							
	e for source code and tools distribution TH Zurich and Carnegi ि http://www	n from SAFARI Research Group a w.ece.cmu.ed ⊠ omutlu@gmai		Mellon University.			
Repositories 30	People 27 Teams 1	Projects 0 🔅 Settin	ngs				
Search repositories.		Type: All -	✓ Customize	pinned repositories			
MQSim is a fast and accurate simulator modeling the performance of modern multi-queue (MQ) SSDs as well as traditional SATA based SSDs. MQSim faithfully models new high-bandwidth protocol implementations, steady-state SSD conditions, and the full end-to-end latency of requests in modern SSDs. It is described in detail in the FAST 2018				Top languages ● C++ ● C ● C# ● AGS Script ● Verilog			
paper by A C++ ★ 14 % 14	រាំ្មិ MIT Updated 8 days ago		dram	d topics Manage			

SAFARI

ramulator-pim

A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combines a widely-used simulator for out-of-order and in-order processors (ZSim) with Ramulator, a DRAM simulator with memory models for DDRx, LPDDRx, GDDRx, WIOx, HBMx, and HMCx. Ramulator is described in the IEEE ...

●C++ ♀11 ☆29 ①6 ☎0 Updated 19 days ago

SMASH

SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of SMASH is to compress sparse matrices with a hierarchical bitmap compression format that can be accelerated from hardware. Described by Kanellopoulos et al. (MICRO '19) https://people.inf.ethz.ch/omutlu/pub/SMA...

●C 柴1 ☆6 ①0 沈0 Updated on May 17

MQSim

MQSim is a fast and accurate simulator modeling the performance of modern multi-queue (MQ) SSDs as well as traditional SATA based SSDs. MQSim faithfully models new high-bandwidth protocol implementations, steady-state SSD conditions, and the full end-to-end latency of requests in modern SSDs. It is described in detail in the FAST 2018 paper by A...

● C++ 亟 MIT ೪ 54 ☆ 62 ① 10 沈 1 Updated on May 15

Apollo

Apollo is an assembly polishing algorithm that attempts to correct the errors in an assembly. It can take multiple set of reads in a single run and polish the assemblies of genomes of any size. Described in the Bioinformatics journal paper (2020) by Firtina et al. at https://people.inf.ethz.ch/omutlu/pub/apollotechnology-independent-genome-asse...

ramulator

A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_ simulator-ieee-cal15.pdf

Shifted-Hamming-Distance

Source code for the Shifted Hamming Distance (SHD) filtering mechanism for sequence alignment. Described ______ in the Bioinformatics journal paper (2015) by Xin et al. at http://users.ece.cmu.edu/~omutlu/pub/shiftedhamming-distance_bioinformatics15_proofs.pdf

●C 亟 GPL-2.0 ೪5 ☆20 ① 0 沿1 Updated on Mar 29

SneakySnake

The first and the only pre-alignment filtering algorithm that works on all modern high-performance computing architectures. It works efficiently and fast on CPU, FPGA, and GPU architectures and that greatly (by more than two orders of magnitude) expedites sequence alignment calculation. Described by Alser et al. (preliminary version at https://a...

● VHDL 亟 GPL-3.0 学3 ☆11 ① 0 沈 0 Updated on Mar 10

AirLift

AirLift is a tool that updates mapped reads from one reference genome to another. Unlike existing tools, It accounts for regions not shared between the two reference genomes and enables remapping across all parts of the references. Described by Kim et al. (preliminary version at http://arxiv.org/abs/1912.08735)

●C 약0 ☆3 ①0 カゥ0 Updated on Feb 19

GPGPUSim-Ramulator

The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used to produce some of the

Other Panel Questions

Question 1: Grad Application Process

- What is the grad application process at your institution?
 - (i.e., personal statement? standardized test scores? reference letters? interview?)

Application Process at ETH Zurich

- PhD starts after a Master's degree
 - Except for few exceptions, you need to have a Master's degree to apply
- You can apply for a Master's degree first
 And, then go for a PhD
- Master's admissions are centralized and handled by the department (D-ITET, D-INFK, ...)
- PhD admissions are de-centralized and handled by Professor + ETH Zurich Doctoral Office

Application Process for SAFARI

<u>https://safari.ethz.ch/apply/</u>

SAFARI Researcher Applications

Sign in

This is the application submission site to be considered for being a researcher in the <u>SAFARI Research Group</u>, directed by <u>Professor Onur Mutlu</u> (<u>Publications and Teaching</u>).

If you are interested in doing research in the <u>SAFARI Research Group</u>, please make sure you apply through this submissions site and supply as many of the requested documents and information as possible. Please read and follow the provided instructions and submit as complete an application as possible (given the position you are applying for).

We suggest studying the following materials before submission: <u>SAFARI Publications and Courses</u> <u>Onur Mutlu's Online Lectures and Course Materials</u>

Good luck!

Welcome to the SAFARI at ETH Zurich -- PhD, Postdoc, Internship, Visiting Researcher Applications (SAFARI Researcher Applications) submissions site.

SAFARI Process

- An internship with the group is very useful & desirable
 During Bachelor's, Master's degrees or at any other time
- Familiarity with the research area + passion for research
- Good personal statement
- Good critical review of papers
- Good interview with group & me
- Good mindset, goals, effort
- Good communication skills and communicativeness

Question 2: Candidate Characteristics

What do you look for in a candidate?
 What are a few things that stand out to you?

How to Select PhD Students & Researchers

- Motivation and Mindset
- Creativity
- Resilience
- Hard work
- Boldness
- Perseverance, commitment
- Intellectual strength
- Openness to feedback
- Communicativeness, emotional intelligence
- Ability to execute things until the end

A PhD is a long road. It is not for everyone. Commitment & resilience are critical.

How to Select Students

<u>https://safari.ethz.ch/apply/</u>

SAFARI Researcher Applications

Sign in

This is the application submission site to be considered for being a researcher in the <u>SAFARI Research Group</u>, directed by <u>Professor Onur Mutlu</u> (<u>Publications and Teaching</u>).

If you are interested in doing research in the <u>SAFARI Research Group</u>, please make sure you apply through this submissions site and supply as many of the requested documents and information as possible. Please read and follow the provided instructions and submit as complete an application as possible (given the position you are applying for).

We suggest studying the following materials before submission: <u>SAFARI Publications and Courses</u> <u>Onur Mutlu's Online Lectures and Course Materials</u>

Good luck!

Welcome to the SAFARI at ETH Zurich -- PhD, Postdoc, Internship, Visiting Researcher Applications (SAFARI Researcher Applications) submissions site.

Question 3: GPA and GRE?

- When looking at applications, how important are GPA and standardized test scores (e.g., GRE) to you?
- GPA is part of the process but not important enough
 - No decision or filtering made based on GPA
 - We want insight not numbers
 - Individual courses can be important
 - Motivation, characteristics, skills & insight are very important
 - GPA is not a predictor of great research
- We do not require GRE scores
- TOEFL/IELTS required for non-native English speakers

Question 4: Personal Statement

What do you look for in a personal statement?

How to Select PhD Students & Researchers

- Motivation and Mindset
- Creativity
- Resilience
- Hard work
- Boldness
- Perseverance, commitment
- Intellectual strength
- Openness to feedback
- Communicativeness, emotional intelligence
- Ability to execute things until the end

A PhD is a long road. It is not for everyone. Commitment & resilience are critical.

Principle: Continuous Growth

A PhD is About **Continuous Growth** (Learning & **Independence**)

Principle: Personalized Methods

Find the methods that work for you

Principle: Personal Growth

Doing so requires many characteristics (which one can learn)

Motivation & Mindset

Principle: Mindset and Motivation

Start out with the right motivation and mindset

Motivation Sets The Culture and Goals

- Mindset 1: change the world positively, have high influence
- Mindset 2: enable students to achieve a potential that they did not even think they could ever achieve
- Not papers
- Not fame
- Not money
- No quantitative measure, really

Motivation correction may be needed at times – be ready

Get motivated students

Build a team of excellence

Principle: Learning and Scholarship

Focus on learning and scholarship



Principle: Environment of Freedom

Create an environment that values free exploration, openness, collaboration, hard work, creativity

What Is The Goal of Research?

- To generate new insight
 - that can enable what previously did not exist

 Research is a hunt for insight that can eventually impact the world

Slides used in several of my courses: e.g., <u>https://www.youtube.com/watch?v=M0y_Nvb9rGA</u> 140

Focus on Insight Encourage New Ideas

Some Basic Advice for Good Research

- Choose great problems to solve: Have great taste
 - Difficult
 - Important
 - High impact
- Read heavily and critically
- Think big (out of the box)
 - Do not restrain yourself to tweaks or constraints of today
 - Yet, think about adoption issues
- Aim high, be rigorous

Write and present extremely well

Slides used in several of my courses: e.g., <u>https://www.youtube.com/watch?v=M0y_Nvb9rGA</u> 142

Many Principles on the Previous Slide



Set the Bar High

Set the Bar High

- The goal should be to enable students to achieve a potential that they did not even think they could ever achieve
- "Think big, aim high, enable positive change"
- Reward good, positive behavior that helps with this culture
- Recommended reading:
 - □ Hamming, "You and Your Research," Talk at Bell Labs, 1986.
 - <u>https://www.cs.virginia.edu/~robins/YouAndYourResearch.html</u>

Principle: Focus on Fundamentals

Fundamentals and scholarship are critical (hypes come and go)

Choose Great Problems and quide your group toward them (but give them freedom)

Principle: Teaching and Research

. . .

Teaching drives Research Research drives Teaching

More on Teaching and Research

- Care about teaching immensely
- Teaching and research are two sides of the same coin \rightarrow scholarship
- Both long-term and short-term is affected by teaching
- Research motivates teaching motivates research
 - I introduce RowHammer, Processing in Memory, Meltdown/Spectre, DRAM Refresh, Various Technology Scaling problems, and research examples in my Bachelor's course:
 - https://safari.ethz.ch/digitaltechnik/spring2021/
 - All courses can have research examples

SAFARI

Principle: Focus on Communication

Emphasize **Clarity and Rigor** in Communication (critical for high impact)

Foster collaboration (within group) (across groups) (with companies)

Do Everything to Have High Impact

Engage with companies

- Engage and collaborate with researchers who fit your mindset
 - Collaborate, not fight

Strive for the highest excellence

Principle: Reach Out

Inspire and Reach Out

Principle: Reach Out

- Give talks
- Educate others on your work and research
- Listen to everyone
 - Especially your students
- Teach, educate, collaborate

Receive & Address Feedback (but do not get derailed)

Principle: Receive & Address Feedback

- Address reviewer feedback
 - Take them positively
 - They can be helpful
- Feedback is not always right
 - Need to apply corrections to it
- Do not let rejection derail you be ready for it
- Remind and encourage your students:
 - https://www.sciencealert.com/these-8-papers-were-rejectedbefore-going-on-to-win-the-nobel-prize

Principle: Resilience

Be Resilient



Follow Your Passion

Follow Your Passion (Do not get derailed by naysayers)

Principle: Learning and Scholarship

The quality of your work defines your impact

Build Infrastructure to Enable Your Passion (Big Ideas & Projects)

Work Hard to Enable Your Passion

My Suggestions to You

Principle: Mindset and Motivation

Start out with the right motivation and mindset



Set Your Own Bar High (Continuous Growth & Learning)

Principle: Think Big, Aim High

Think Big Aim High

Suggestion to Researchers: Principle: Passion

Follow Your Passion (Do not get derailed by naysayers)

Principle: Build Infrastructure

Build Infrastructure to Enable Your Passion

Work Hard to Enable Your Passion

Suggestion to Researchers: Principle: Resilience

Be Resilient

Principle: Learning and Scholarship

Focus on learning and scholarship



Principle: Learning and Scholarship

The quality of your work defines your impact



Principle: Good Mindset, Goals & Focus

You can make a good impact on the world




Food for Thought: Two Quotes

The reasonable man adapts himself to the world; The unreasonable one persists in trying to adapt the world to himself.

Therefore, all progress depends on the unreasonable man.

George Bernard Shaw

Progress is impossible without change, and those who cannot change their minds cannot change anything.



Applying to Grad School & Doing Impactful Research

Onur Mutlu <u>omutlu@gmail.com</u> tps://people.inf.ethz.ch/omut

https://people.inf.ethz.ch/omutlu

13 June 2020

Undergraduate Architecture Mentoring Workshop @ ISCA 2021

SAFARI

ETH zürich

Carnegie Mellon

Backup Slides on "Impactful Research"

Onur Mutlu, "How to Build an Impactful Research Group" 57th Design Automation Conference Early Career Workshop (DAC), Virtual, 19 July 2020. [Slides (pptx) (pdf)]

Question 1: Best Practices

Which are the best practices that you would suggest to your peers as the essential one for the success of an academic team?

- There is no single way of having impact.
- The following is my way, methods and principles.
- There definitely are other ways.
- The critical thing is finding the way that works well for you and your goals.
 - That you can own, cherish and optimize

Principle: Personalized Methods

Find the methods that work for you

Motivation & Mindset

Principle: Mindset and Motivation

Start out with the right motivation and mindset

Motivation Sets The Culture and Goals

- Mindset 1: change the world positively, have high influence
- Mindset 2: enable students to achieve a potential that they did not even think they could ever achieve
- Not papers
- Not fame
- Not money
- No quantitative measure, really

Motivation correction may be needed at times – be ready

Get motivated students

Build a team of excellence

Principle: Learning and Scholarship

Focus on learning and scholarship



Some Basics of Research

Slides used in several of my courses: e.g., <u>https://www.youtube.com/watch?v=M0y_Nvb9rGA</u>

How To Do Research & Advanced Dev.

- We will talk a lot about this in this course
- Learning by example

Reading and evaluating strong and seminal papers & designs

- Learning by doing
 - Semester-long research/design projects, masters' projects, PhD thesis
- Learning by open, critical discussions
 - Paper reading groups, frequent brainstorming and discussions
 - Design sessions
 - Collaborations

Slides used in several of my courses: e.g., <u>https://www.youtube.com/watch?v=M0y_Nvb9rGA</u> 186

Principle: Environment of Freedom

Create an environment that values free exploration, openness, collaboration, hard work, creativity

What Is The Goal of Research?

- To generate new insight
 - that can enable what previously did not exist

 Research is a hunt for insight that can eventually impact the world

Slides used in several of my courses: e.g., https://www.youtube.com/watch?v=M0y_Nvb9rGA 188

Focus on Insight Encourage New Ideas

Some Basic Advice for Good Research

- Choose great problems to solve: Have great taste
 - Difficult
 - Important
 - High impact
- Read heavily and critically
- Think big (out of the box)
 - Do not restrain yourself to tweaks or constraints of today
 - Yet, think about adoption issues
- Aim high

Write and present extremely well

Slides used in several of my courses: e.g., <u>https://www.youtube.com/watch?v=M0y_Nvb9rGA</u> 190

Many Principles on the Previous Slide



Set the Bar High

Set the Bar High

- The goal should be to enable students to achieve a potential that they did not even think they could ever achieve
- "Think big, aim high, enable positive change"
- Reward good, positive behavior that helps with this culture
- Recommended reading:
 - □ Hamming, "You and Your Research," Talk at Bell Labs, 1986.
 - <u>https://www.cs.virginia.edu/~robins/YouAndYourResearch.html</u>

Principle: Focus on Fundamentals

Fundamentals and scholarship are critical (hypes come and go)

Choose Great Problems and quide your group toward them (but give them freedom)

Principle: Teaching and Research

. . .

Teaching drives Research Research drives Teaching

More on Teaching and Research

- Care about teaching immensely
- Teaching and research are two sides of the same coin \rightarrow scholarship
- Both long-term and short-term is affected by teaching
- Research motivates teaching motivates research
 - I introduce RowHammer, Processing in Memory, Meltdown/Spectre, DRAM Refresh, Various Technology Scaling problems, and research examples in my Freshman course:
 - https://safari.ethz.ch/digitaltechnik/spring2020/
 - All courses can have research examples

Principle: Focus on Communication

Emphasize **Clarity and Rigor** in Communication (critical for high impact)

Do Everything to Have High Impact

Engage with companies

- Engage and collaborate with researchers who fit your mindset
 - Collaborate, not fight

Strive for the highest excellence

Foster collaboration (within group) (across groups) (with companies)

Principle: Reach Out

Inspire and Reach Out

Principle: Reach Out

- Give talks
- Educate others on your work and research
- Listen to everyone
 - Especially your students
- Teach, educate, collaborate

Receive & Address Feedback (but do not get derailed)

Principle: Receive & Address Feedback

- Address reviewer feedback
 - □ Take them positively
 - They can be helpful
- Feedback is not always right
 - Need to apply corrections to it
- Do not let rejection derail you be ready for it
- Remind and encourage your students:
 - https://www.sciencealert.com/these-8-papers-were-rejectedbefore-going-on-to-win-the-nobel-prize

Principle: Resilience

Be Resilient



Follow Your Passion

Follow Your Passion (Do not get derailed by naysayers)

Principle: Learning and Scholarship

The quality of your work defines your impact

If In Doubt, See Other Doubtful Technologies

- A very "doubtful" emerging technology
 - for at least two decades



Proceedings of the IEEE, Sept. 2017

Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives

This paper reviews the most recent advances in solid-state drive (SSD) error characterization, mitigation, and data recovery techniques to improve both SSD's reliability and lifetime.

By Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, and Onur Mutlu

SAFAR

https://arxiv.org/pdf/1706.08642

Flash Memory Timeline (1967-2019)



Flash Memory Timeline (1967-2019)

2009 2010 2011	2012	2013	2014	2015	2016	2017	2018	2019	2020
Intel and Micron Toshiba introduces USI acquires Sandforce introduce 34mm TLC 129CB 5D cards based Sandfold acrosses Direct	SanDisk and Toshiba Sa announce 19nm flash av	imsung announces railability of 24-layer	Toshiba announce	\$ 31,053,183,000 SanDisk introduces InfiniFlash storage	\$ 33,423,128,000 Micron, Intel, Toshiba, SanDisk and SK hyrrix ship 3D NAND	\$ 49,727,000,000 Microchip ships its 75-billionth SST SuperFlash-based	Cypress introduces 16Mb FRAMs	NGD Systems ships industry's first snaishit ASIC-based	FMS 2020 August 4-6, Santa Clara Convention Center
sampung invocates wile, NCURI 20nm NAVD flash first full HD cancorder introduce ZSnm TLC Intel announces Smart with 64G8 SSD and MLC NAVD Response SSD caching	128Gb chips de Ultrabooks begin to ship with Smart Response D SSD cache ar	emonstrates 1TB SSD t FMS liablo Technologies nnounces Memory	3D NAND production facilities SanDisk introduces 4TB Enterprise SSD SanDisk announces	system Cypress Semiconductor acquires Spansion Toshiba, Samsung, and SanDisk announce	XMC breaks ground on first China-owned NAND flash lab Micron introduces	device SK hynix announces 72-layer 3D NAND Toshiba migrates all	Toshiba completes \$188 memory business sale Samsung launches high-speed Z-SSD Micron ships Enterprise	Computational Storage NVMe SSD Samsung announces commercial production of eMRAM on 28mm	
A sugget errent Sau market Moron SandForce Introduces fint compression-basied SandBorce sindbarce Microchip acquires SIT second generation Momentus SandBorce moduces fint SandBorce sondborce SandBor	enter NAND flash business S Seagate Technology T introduces SSHD	MART Storage Systems ncorporates Diablo	128GB microSD card, a 1000x increase in capacity on device's 10th anniversary	SanDisk announce 48-layer 3D NAND Intel and Micron announce 256Gb 3D NAND Samsung introduces	768Gb 3D NAND Western Digital acquires SanDisk Everspin announces 256Mb MRAM chips	new SSDs to 64-layer BICS FLASH TLC Intel ships Optane (3D XPoint) SSD Violin Memory goes	SSD using OLC and 1Tb 3D NAND die Hyperstone introduces flash controllers with Al and Machine Learning	FD-SOI process Lightbits Labs ships industry's first commercial NVMe/ TCP software-defined	
Widen and Schoore introduce that factor tetroduce that factor tetroduce that factor tetroduce that factor tetroduce that factor topic and topic an	memory with an HHD	formed; many flash- based NVDIMM products introduced	IBM announces eXFlash DIMMs using SanDisk ULLtraDIMM's implementation of Diablo Memory- Channel Storage technology	first NVMe m.2 SSDs SanDisk introduces 200GB microSDXC UHS-1 card Cypress introduces 4MB	IBM adapts TLC to PCM Samsung ships 48-layer 3D NAND NVMe-of (NVM Express	private HPE acquires Nimble Storage and Simplivity Micron ships first string- stacked 3D NAND	Intel samples Optane DC Persistent Memory China's "Big Fund" Phase 2 targets over \$30B for semiconductor	disaggregated storage solutions YMTC samples 32-layer 'Xtacking' NAND Intel ships Optane	
Hiar Data contents Segate announces organization established and NNe Rev. 10 plant introduces first, self-managed plant introduces firs	introduce 20nm 128Gb NAND chip using hi-k planar cell SK hynix formed upon SK Telecom's acquisition	Western Digital and SanDisk introduce SSHD using ISSD combined with an SDD Toshiba introduces line of SSHDs	Samsung rolls out second generation 3D V-NAND with 32 layers Spansion introduces HwwrFlash NOR with	serial FRAM Intel and Micron announce 3D XPoint Memory Intel announces	over Fabrics) Rev. 10 published NVMe-oF products demonstrated by at least 12 vendors	Samsung and Toshiba/ WD announce 96-layer 3D NAND NGD Systems ships NVMe 24TB	investments NVMe/TCP Transport Binding spec ratified by NVMe WG SNIA forms	(3D XPoint) memory on DIMMs Micron ships industry's first QLC enterprise SSDs	
sarbia and Tanha presert 4 bitcell flach at ISSCC Linversa Rach Storage MCCommit and Niles Junersa Rach Storage Aggestion IUSN Stocageres Algestion	ot controlling interest in Hynix Semiconductor MOSAID samples 333GB/s HL-NAND Adesto acquires	Everspin Technologies announces shipments of STT MRAM Micron and other companies sample	333 MB/s HyperBus Toshiba acquires OCZ Everspin introduces and ramps production of ST-MRAM	3D XPoint-based "Optane" DIMMs and SSDs Micron introduces device with CMOS	Toshiba introduces Through-Silicon Via (TSV) NAND Spin Transfer Technologies delivers fully functional ST-	Computational Storage device Everspin samples 1Gb STT MRAM chip Global Foundries	Gyrfalcon Technology	Intel ships SSDs with both Optane (3D XPaint) and QLC NAND All major vendors ship or sample 96-Layer NAND	
es WELD entroduces DD fram PC flash caching se software TURAPIEC Seriotik improduces to 100-year flash Access to 100-year flash Access timeline@FlashMemorySummit.com timeline@FlashMem	ATMEL'S Serial NOR business Spansion introduces BGb NOR chip DensBits Technologies	16nm flash memory SanDisk releases CFast 2.0 memory card, fastest memory card for professional video	Samsung introduces 3-bit/cell 3D NAND SSDs Adesto ships one- millionth CBRAM	Under 3D NAND Array (CUA) SanDisk introduces 200GB microSD card Mellanox and partners	MRAM samples Micron launches Xccela Consortium Toshiba ships industry's first NVMe BGA "SSD on	introduces embedded eMRAM Flash Memory market exceeds size of entire 1990 semiconductor market	of TSMC's eMRAM Dov Moran and Aryeh Mergi, M-Systems co-founders, receive FMS Lifetime	All leading foundries produce embedded MRAM Trade tensions brew between US and China	
SKGS well Apply stips sing NANO-backed DIMMA SD	introduces Memory Modem Proximal Data introduces AutoCache SanDisk acquires	M.2 PCle interface formalized Western Digital acquires sTec, Virident and Velobit	SK hynix acquires Violin's PCIe SSD business Seagate acquires LSI/Avago storage	demonstrate pre- standard NVMe over Fabrics (NVMe-oF) Pure Storage has IPO JEDEC publishes first NVDIMM-N standard	a chip' Western Digital demonstrates prototype of the world's first 1TB SDXC card	WD develops TLC on 64-layer 3D NAND JEDEC and SNIA win FMS Award for NVDIMM-N Standard	Achievement Awards	Open-Channel SSDs evolved to tandardization as W/Me Zoned Namespaces (ZNS)	
RCS million res	FlashSoft EMC acquires XtremIO OCZ acquires Sanrad Samsung acquires NVELO	SanDisk acquires SMART Storage Systems NVMdurance introduces software to extend flash endurance	SanDisk acquires	for Persistent Memory Modules Bob Norman, formerly of SanDisk and Micron, receives FMS Lifetime	Kinam Kim, President of System LSI / Semiconductor Business at Samsung, receives FMS Lifetime Achievement Award	ScaleFlux is first to deploy production- qualified Computational Storage 2012 Lifetime	2	anjay Mehrotra of Alcron, and formerly of ntel, SEEQ, IDT, ATMEL, anDisk and WD, oceives FMS, Linktime chievement Award	
té Slorge	Intel acquires Nevex and introduces CacheWorks LSI introduces Nytro flash with MegaRAID CacheCade caching	Micron acquires Elpida Intel introduces Intel Cache Acceleration Software First NVMe devices from	Proximal Data Simon Sze, formerly of Bell Labs, receives FMS Lifetime Achievement	Achievement Award Flash Memory Summit 10th Anniversary		Achievement Awardee Eli Harari inducted into National Inventors Hall of Fame George Perlegos, formerly of Intel,			
	software Micron introduces 2.5" PCIe enterprise SSD IBM acquires Texas Memory Systems	Samsung and SanDisk Fujio Masuoka, formerly of Toshiba, receives FMS Lifetime Achievement Award				SEEQ and ATMEL receives FMS Lifetime Achievement Award		CONTERENTE CONCEPTS, INC. 1994-2019	•
	SanDisk founder Eli Harari receives FMS Lifetime Achievement Award			-					

Four Key Current Directions

Fundamentally Secure/Reliable/Safe Architectures

Fundamentally Energy-Efficient Architectures
 Memory-centric (Data-centric) Architectures

Fundamentally Low-Latency and Predictable Architectures

Architectures for AI/ML, Genomics, Medicine, Health

Our Dream (circa 2007)

- An embedded device that can perform comprehensive genome analysis in real time (within a minute)
 - Which of these DNAs does this DNA segment match with?
 - What is the likely genetic disposition of this patient to this drug?

••••

New Genome Sequencing Technologies

Nanopore sequencing technology and tools for genome assembly: computational analysis of the current state, bottlenecks and future directions

Damla Senol Cali 🖾, Jeremie S Kim, Saugata Ghose, Can Alkan, Onur Mutlu

Briefings in Bioinformatics, bby017, https://doi.org/10.1093/bib/bby017 Published: 02 April 2018 Article history ▼



Oxford Nanopore MinION

Senol Cali+, "Nanopore Sequencing Technology and Tools for Genome Assembly: Computational Analysis of the Current State, Bottlenecks and Future Directions," Briefings in Bioinformatics, 2018. [Preliminary arxiv.org version]

Nanopore Genome Assembly Pipeline




Figure 1. The analyzed genome assembly pipeline using nanopore sequence data, with its five steps and the associated tools for each step.

SAFARI

Senol Cali+, "Nanopore Sequencing Technology and Tools for Genome Assembly," Briefings in Bioinformatics, 2018. 215

GateKeeper: FPGA-Based Alignment Filtering

 Mohammed Alser, Hasan Hassan, Hongyi Xin, Oguz Ergin, Onur Mutlu, and Can Alkan
 "GateKeeper: A New Hardware Architecture for Accelerating Pre-Alignment in DNA Short Read Mapping" *Bioinformatics*, [published online, May 31], 2017.
 [Source Code]
 [Online link at Bioinformatics Journal]

GateKeeper: a new hardware architecture for accelerating pre-alignment in DNA short read mapping

Mohammed Alser 🖾, Hasan Hassan, Hongyi Xin, Oğuz Ergin, Onur Mutlu 🖾, Can Alkan 🖾

Bioinformatics, Volume 33, Issue 21, 1 November 2017, Pages 3355–3363, https://doi.org/10.1093/bioinformatics/btx342

Published: 31 May 2017 Article history •

Shouji (障子) [Alser+, Bioinformatics 2019]

Mohammed Alser, Hasan Hassan, Akash Kumar, Onur Mutlu, and Can Alkan, "Shouji: A Fast and Efficient Pre-Alignment Filter for Sequence Alignment" *Bioinformatics*, [published online, March 28], 2019. [Source Code] [Online link at Bioinformatics Journal]

> *Bioinformatics*, 2019, 1–9 doi: 10.1093/bioinformatics/btz234 Advance Access Publication Date: 28 March 2019 Original Paper

OXFORD

Sequence alignment

Shouji: a fast and efficient pre-alignment filter for sequence alignment

Mohammed Alser^{1,2,3,}*, Hasan Hassan¹, Akash Kumar², Onur Mutlu^{1,3,}* and Can Alkan^{3,}*

¹Computer Science Department, ETH Zürich, Zürich 8092, Switzerland, ²Chair for Processor Design, Center For Advancing Electronics Dresden, Institute of Computer Engineering, Technische Universität Dresden, 01062 Dresden, Germany and ³Computer Engineering Department, Bilkent University, 06800 Ankara, Turkey

*To whom correspondence should be addressed.

Associate Editor: Inanc Birol

Received on September 13, 2018; revised on February 27, 2019; editorial decision on March 7, 2019; accepted on March 27, 2019

SneakySnake [Alser+, Bioinformatics 2020]

Mohammed Alser, Taha Shahroodi, Juan-Gomez Luna, Can Alkan, and Onur Mutlu, "SneakySnake: A Fast and Accurate Universal Genome Pre-Alignment Filter for CPUs, GPUs, and FPGAs" *Bioinformatics*, to appear in 2020. [Source Code] [Online link at Bioinformatics Journal] Mohammed Alser, Taha Shahroodi, Juan-Gomez Luna, Can Alkan, and Onur Mutlu, "SneakySnake: A Fast and Accurate Universal Genome Pre-Alignment Bioinformatics doi.10.1093/bioinformatics/xxxxxx Advance Access Publication Date: Day Month Year

Manuscript Category

OXFORD

Subject Section

SneakySnake: A Fast and Accurate Universal Genome Pre-Alignment Filter for CPUs, GPUs, and FPGAs

Mohammed Alser^{1,2,*}, Taha Shahroodi¹, Juan Gómez-Luna^{1,2}, Can Alkan^{4,*}, and Onur Mutlu^{1,2,3,4,*}

¹Department of Computer Science, ETH Zurich, Zurich 8006, Switzerland

²Department of Information Technology and Electrical Engineering, ETH Zurich, Zurich 8006, Switzerland

³Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh 15213, PA, USA

⁴Department of Computer Engineering, Bilkent University, Ankara 06800, Turkey

GenASM Framework [MICRO 2020]

Damla Senol Cali, Gurpreet S. Kalsi, Zulal Bingol, Can Firtina, Lavanya Subramanian, Jeremie S. Kim, Rachata Ausavarungnirun, Mohammed Alser, Juan Gomez-Luna, Amirali Boroumand, Anant Nori, Allison Scibisz, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis" *Proceedings of the <u>53rd International Symposium on Microarchitecture</u> (<i>MICRO*), Virtual, October 2020.
 [Lighting Talk Video (1.5 minutes)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Slides (pptx) (pdf)]

GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis

Damla Senol Cali[†][™] Gurpreet S. Kalsi[™] Zülal Bingöl[▽] Can Firtina[◊] Lavanya Subramanian[‡] Jeremie S. Kim^{◊†} Rachata Ausavarungnirun[⊙] Mohammed Alser[◊] Juan Gomez-Luna[◊] Amirali Boroumand[†] Anant Nori[™] Allison Scibisz[†] Sreenivas Subramoney[™] Can Alkan[▽] Saugata Ghose^{*†} Onur Mutlu^{◊†▽} [†]Carnegie Mellon University [™]Processor Architecture Research Lab, Intel Labs [¬]Bilkent University [◊]ETH Zürich [‡]Facebook [⊙]King Mongkut's University of Technology North Bangkok ^{*}University of Illinois at Urbana–Champaign 219

In-Memory DNA Sequence Analysis


 Jeremie S. Kim, Damla Senol Cali, Hongyi Xin, Donghyuk Lee, Saugata Ghose, Mohammed Alser, Hasan Hassan, Oguz Ergin, Can Alkan, and Onur Mutlu, "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies" <u>BMC Genomics</u>, 2018. Proceedings of the <u>16th Asia Pacific Bioinformatics Conference</u> (APBC), Yokohama, Japan, January 2018.
 [Slides (pptx) (pdf)]
 [Source Code]
 [arxiv.org Version (pdf)]
 [Talk Video at AACBB 2019]

GRIM-Filter: Fast seed location filtering in DNA read mapping using processing-in-memory technologies

Jeremie S. Kim^{1,6*}, Damla Senol Cali¹, Hongyi Xin², Donghyuk Lee³, Saugata Ghose¹, Mohammed Alser⁴, Hasan Hassan⁶, Oguz Ergin⁵, Can Alkan^{4*} and Onur Mutlu^{6,1*}

From The Sixteenth Asia Pacific Bioinformatics Conference 2018 Yokohama, Japan. 15-17 January 2018

Future of Genome Sequencing & Analysis



COVID-19 Nanopore Sequencing (I)


SARS-CoV-2 Whole genome sequencing



From ONT (<u>https://nanoporetech.com/covid-19/overview</u>)

COVID-19 Nanopore Sequencing (II)

How are scientists using nanopore sequencing to research COVID-19?



From ONT (<u>https://nanoporetech.com/covid-19/overview</u>)

Accelerating Genome Analysis: Overview

Mohammed Alser, Zulal Bingol, Damla Senol Cali, Jeremie Kim, Saugata Ghose, Can Alkan, and Onur Mutlu,
 "Accelerating Genome Analysis: A Primer on an Ongoing Journey"
 <u>IEEE Micro</u> (IEEE MICRO), Vol. 40, No. 5, pages 65-75, September/October 2020.
 [Slides (pptx)(pdf)]
 [Talk Video (1 hour 2 minutes)]

Accelerating Genome Analysis: A Primer on an Ongoing Journey

Mohammed Alser ETH Zürich

Zülal Bingöl Bilkent University

Damla Senol Cali Carnegie Mellon University

Jeremie Kim ETH Zurich and Carnegie Mellon University Saugata Ghose University of Illinois at Urbana–Champaign and Carnegie Mellon University

Can Alkan Bilkent University

Onur Mutlu ETH Zurich, Carnegie Mellon University, and Bilkent University



Follow Your Passion

Build Infrastructure to Enable Your Passion (Big Projects)



Example: Our DRAM Infrastructure (since 2012)




Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors (Kim et al., ISCA 2014)


Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case (Lee et al., HPCA 2015)

AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems (Qureshi et al., DSN 2015) An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms (Liu et al., ISCA 2013)

The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study (Khan et al., SIGMETRICS 2014)



Example: Our DRAM Infrastructure (since 2012)



SAFARI


Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.

SoftMC: Open Source DRAM Infrastructure

 Hasan Hassan et al., "<u>SoftMC: A</u> <u>Flexible and Practical Open-</u> <u>Source Infrastructure for</u> <u>Enabling Experimental DRAM</u> <u>Studies</u>," HPCA 2017.

- Flexible
- Easy to Use (C++ API)
- Open-source

github.com/CMU-SAFARI/SoftMC



<u>https://github.com/CMU-SAFARI/SoftMC</u>

SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies

Hasan Hassan^{1,2,3} Nandita Vijaykumar³ Samira Khan^{4,3} Saugata Ghose³ Kevin Chang³ Gennady Pekhimenko^{5,3} Donghyuk Lee^{6,3} Oguz Ergin² Onur Mutlu^{1,3}

¹ETH Zürich ²TOBB University of Economics & Technology ³Carnegie Mellon University ⁴University of Virginia ⁵Microsoft Research ⁶NVIDIA Research



Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu,
 "Flipping Bits in Memory Without Accessing Them: An

 Experimental Study of DRAM Disturbance Errors"
 Proceedings of the <u>41st International Symposium on Computer</u>
 <u>Architecture</u> (ISCA), Minneapolis, MN, June 2014.

 [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)] [Source Code and Data]

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

Yoongu Kim¹ Ross Daly^{*} Jeremie Kim¹ Chris Fallin^{*} Ji Hye Lee¹ Donghyuk Lee¹ Chris Wilkerson² Konrad Lai Onur Mutlu¹ ¹Carnegie Mellon University ²Intel Labs

Onur Mutlu and Jeremie Kim,
 "RowHammer: A Retrospective"
 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) Special Issue on Top Picks in Hardware and Embedded Security, 2019.
 [Preliminary arXiv version]
 [Slides from COSADE 2019 (pptx)]
 [Slides from VLSI-SOC 2020 (pptx) (pdf)]
 [Talk Video (30 minutes)]

RowHammer: A Retrospective

Onur Mutlu§‡Jeremie S. Kim‡§§ETH Zürich‡Carnegie Mellon University

 Jeremie S. Kim, Minesh Patel, A. Giray Yaglikci, Hasan Hassan, Roknoddin Azizi, Lois Orosa, and Onur Mutlu, "Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques" Proceedings of the <u>47th International Symposium on Computer</u> <u>Architecture</u> (ISCA), Valencia, Spain, June 2020.
 [Slides (pptx) (pdf)]
 [Lightning Talk Slides (pptx) (pdf)]
 [Talk Video (20 minutes)]
 [Lightning Talk Video (3 minutes)]

Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques

Jeremie S. Kim^{§†} Minesh Patel[§] A. Giray Yağlıkçı[§] Hasan Hassan[§] Roknoddin Azizi[§] Lois Orosa[§] Onur Mutlu^{§†} [§]ETH Zürich [†]Carnegie Mellon University

Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi, "TRRespass: Exploiting the Many Sides of Target Row Refresh" Proceedings of the <u>41st IEEE Symposium on Security and Privacy</u> (S&P), San Francisco, CA, USA, May 2020. [Slides (pptx) (pdf)] [Lecture Slides (pptx) (pdf)] [Talk Video (17 minutes)] [Lecture Video (59 minutes)] [Source Code] [Web Article] Best paper award. Pwnie Award 2020 for Most Innovative Research. Pwnie Awards 2020

TRRespass: Exploiting the Many Sides of Target Row Refresh

Pietro Frigo^{*†} Emanuele Vannacci^{*†} Hasan Hassan[§] Victor van der Veen[¶] Onur Mutlu[§] Cristiano Giuffrida^{*} Herbert Bos^{*}

*Vrije Universiteit Amsterdam

[§]ETH Zürich

Kaveh Razavi*

[¶]Oualcomm Technologies Inc.

Infrastructure Enabled Research: Refresh

 Jamie Liu, Ben Jaiyen, Yoongu Kim, Chris Wilkerson, and Onur Mutlu,
 "An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms" Proceedings of the <u>40th International Symposium on Computer Architecture</u> (ISCA), Tel-Aviv, Israel, June 2013. <u>Slides (ppt)</u> <u>Slides (pdf)</u>

An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms

Jamie Liu* Ben Jaiyen* Yoongu Kim Carnegie Mellon University Carnegie Mellon University Carnegie Mellon University 5000 Forbes Ave. 5000 Forbes Ave. 5000 Forbes Ave. Pittsburgh, PA 15213 Pittsburgh, PA 15213 Pittsburgh, PA 15213 jamiel@alumni.cmu.edu bjaiyen@alumni.cmu.edu yoonguk@ece.cmu.edu Chris Wilkerson Onur Mutlu Intel Corporation Carnegie Mellon University 2200 Mission College Blvd. 5000 Forbes Ave. Santa Clara, CA 95054 Pittsburgh, PA 15213

onur@cmu.edu

chris.wilkerson@intel.com

Infrastructure Enabled Research: Latency

 Donghyuk Lee, Yoongu Kim, Gennady Pekhimenko, Samira Khan, Vivek Seshadri, Kevin Chang, and Onur Mutlu,
 "Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case"
 Proceedings of the 21st International Symposium on High-Performance Computer Architecture (HPCA), Bay Area, CA, February 2015.
 [Slides (pptx) (pdf)] [Full data sets]

Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case

Donghyuk Lee Yoongu Kim Gennady Pekhimenko Samira Khan Vivek Seshadri Kevin Chang Onur Mutlu

Carnegie Mellon University

Infrastructure Enabled Research: Voltage

 Kevin Chang, A. Giray Yaglikci, Saugata Ghose, Aditya Agrawal, Niladrish Chatterjee, Abhijith Kashyap, Donghyuk Lee, Mike O'Connor, Hasan Hassan, and Onur Mutlu,
 "Understanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization, Analysis, and Mechanisms"
 Proceedings of the ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), Urbana-Champaign, IL, USA, June 2017.
 [Abstract] [POMACS Journal Version (same content, different format)]
 [Slides (pptx) (pdf)]
 [Full Lecture Video (33 minutes)]
 [Full Data Sets and Circuit Model]

Understanding Reduced-Voltage Operation in Modern DRAM Chips: Characterization, Analysis, and Mechanisms

Kevin K. Chang[†] Abdullah Giray Yağlıkçı[†] Saugata Ghose[†] Aditya Agrawal[¶] Niladrish Chatterjee[¶] Abhijith Kashyap[†] Donghyuk Lee[¶] Mike O'Connor^{¶,‡} Hasan Hassan[§] Onur Mutlu^{§,†}

[†]Carnegie Mellon University [¶]NVIDIA [‡]The University of Texas at Austin [§]ETH Zürich

Infrastructure Enabled Research: ECC

 Minesh Patel, Jeremie S. Kim, Hasan Hassan, and Onur Mutlu, "Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices" Proceedings of the <u>49th Annual IEEE/IFIP International Conference on</u> <u>Dependable Systems and Networks</u> (DSN), Portland, OR, USA, June 2019.
 [Slides (pptx) (pdf)] [Talk Video (26 minutes)] [Full Talk Lecture (29 minutes)] [Source Code for EINSim, the Error Inference Simulator] Best paper award.


Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices

Minesh Patel[†] Jeremie S. Kim^{$\ddagger \dagger$} Hasan Hassan[†] Onur Mutlu^{$\dagger \ddagger$}

[†]*ETH Zürich* [‡]*Carnegie Mellon University*

Power Measurement Platform





 Saugata Ghose, A. Giray Yaglikci, Raghav Gupta, Donghyuk Lee, Kais Kudrolli, William X. Liu, Hasan Hassan, Kevin K. Chang, Niladrish Chatterjee, Aditya Agrawal, Mike O'Connor, and Onur Mutlu, "What Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study" Proceedings of the <u>ACM International Conference on Measurement and Modeling</u> of Computer Systems (SIGMETRICS), Irvine, CA, USA, June 2018. [Abstract]
 [POMACS Journal Version (same content, different format)]
 [Slides (pptx) (pdf)]
 [VAMPIRE DRAM Power Model]

What Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study

Saugata Ghose[†] Abdullah Giray Yağlıkçı^{‡†} Raghav Gupta[†] Donghyuk Lee[§] Kais Kudrolli[†] William X. Liu[†] Hasan Hassan[‡] Kevin K. Chang[†] Niladrish Chatterjee[§] Aditya Agrawal[§] Mike O'Connor^{§¶} Onur Mutlu^{‡†} [†]Carnegie Mellon University [‡]ETH Zürich [§]NVIDIA [¶]University of Texas at Austin SAFARI

Infrastructure Enabled Research: PUF

 Jeremie S. Kim, Minesh Patel, Hasan Hassan, and <u>Onur Mutlu</u>, <u>"The DRAM Latency PUF: Quickly Evaluating Physical Unclonable</u> <u>Functions by Exploiting the Latency-Reliability Tradeoff in</u> <u>Modern DRAM Devices</u>"

Proceedings of the <u>24th International Symposium on High-Performance</u> <u>Computer Architecture</u> (**HPCA**), Vienna, Austria, February 2018.
[Lightning Talk Video]
[Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]

The DRAM Latency PUF:

Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices

> Jeremie S. Kim^{†§} Minesh Patel[§] Hasan Hassan[§] Onur Mutlu^{§†} [†]Carnegie Mellon University [§]ETH Zürich


Infrastructure Enabled Research: TRNG

 Jeremie S. Kim, Minesh Patel, Hasan Hassan, Lois Orosa, and Onur Mutlu, "D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput" Proceedings of the 25th International Symposium on High-Performance Computer Architecture (HPCA), Washington, DC, USA, February 2019. [Slides (pptx) (pdf)] [Full Talk Video (21 minutes)] [Full Talk Lecture Video (27 minutes)] Top Picks Honorable Mention by IEEE Micro.

D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput

Jeremie S. Kim^{‡§} Minesh Patel[§] Hasan Hassan[§] Lois Orosa[§] Onur Mutlu^{§‡} [‡]Carnegie Mellon University [§]ETH Zürich

Our NAND Flash Infrastructure



[DATE 2012, ICCD 2012, DATE 2013, ITJ 2013, ICCD 2013, SIGMETRICS 2014, HPCA 2015, DSN 2015, MSST 2015, JSAC 2016, HPCA 2017, DFRWS 2017, PIEEE 2017, HPCA 2018, SIGMETRICS 2018]

NAND Daughter Board

Cai+, "Error Characterization, Mitigation, and Recovery in Flash Memory Based Solid State Drives," Proc. IEEE 2017.

Infrastructure Enabled Research: SSD Errors



Proceedings of the IEEE, Sept. 2017

Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives



This paper reviews the most recent advances in solid-state drive (SSD) error characterization, mitigation, and data recovery techniques to improve both SSD's reliability and lifetime.

By Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, and Onur Mutlu

https://arxiv.org/pdf/1706.08642

Ramulator – DRAM Simulation Infrastructure

Segment	DRAM Standards & Architectures
Commodity	DDR3 (2007) [14]; DDR4 (2012) [18]
Low-Power	LPDDR3 (2012) [17]; LPDDR4 (2014) [20]
Graphics	GDDR5 (2009) [15]
Performance	eDRAM [28], [32]; RLDRAM3 (2011) [29]
3D-Stacked	WIO (2011) [16]; WIO2 (2014) [21]; MCDRAM (2015) [13]; HBM (2013) [19]; HMC1.0 (2013) [10]; HMC1.1 (2014) [11]
Academic	SBA/SSA (2010) [38]; Staged Reads (2012) [8]; RAIDR (2012) [27]; SALP (2012) [24]; TL-DRAM (2013) [26]; RowClone (2013) [37]; Half-DRAM (2014) [39]; Row-Buffer Decoupling (2014) [33]; SARP (2014) [6]; AL-DRAM (2015) [25]

Table 1. Landscape of DRAM-based memory

Kim+, "Ramulator: A Flexible and Extensible DRAM Simulator", IEEE CAL 2015.

Ramulator Paper and Source Code

- Yoongu Kim, Weikun Yang, and Onur Mutlu,
 "Ramulator: A Fast and Extensible DRAM Simulator"
 IEEE Computer Architecture Letters (CAL), March 2015.
 [Source Code]
- Source code is released under the liberal MIT License
 <u>https://github.com/CMU-SAFARI/ramulator</u>

Ramulator: A Fast and Extensible DRAM Simulator

Yoongu Kim¹ Weikun Yang^{1,2} Onur Mutlu¹ ¹Carnegie Mellon University ²Peking University

Ramulator-PIM Paper and Source Code

- Gagandeep Singh, Juan Gomez-Luna, Giovanni Mariani, Geraldo F. Oliveira, Stefano Corda, Sander Stujik, Onur Mutlu, and Henk Corporaal, "NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning" Proceedings of the <u>56th Design Automation Conference</u> (DAC), Las Vegas, NV, USA, June 2019.
 [Slides (pptx) (pdf)]
 [Poster (pptx) (pdf)]
 [Source Code for Ramulator-PIM]
- <u>https://github.com/CMU-SAFARI/ramulator-pim</u>

ZSim+Ramulator - A Processing-in-Memory Simulation Framework

ZSim+Ramulator is a framework for design space exploration of general-purpose Processing-in-Memory (PIM) architectures. The framework is based on two widely-known simulators: ZSim [1] and Ramulator [2][3].

Infrastructure Enabled Research: PIM (I)

 Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu,

"Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks"

Proceedings of the <u>23rd International Conference on Architectural Support for</u> <u>Programming Languages and Operating Systems</u> (**ASPLOS**), Williamsburg, VA, USA, March 2018.

[<u>Slides (pptx) (pdf)</u>] [<u>Lightning Session Slides (pptx) (pdf)</u>] [<u>Poster (pptx) (pdf)</u>] [<u>Lightning Talk Video</u> (2 minutes)] [<u>Full Talk Video</u> (21 minutes)]

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand1Saugata Ghose1Youngsok Kim2Rachata Ausavarungnirun1Eric Shiu3Rahul Thakur3Daehyun Kim4,3Aki Kuusela3Allan Knies3Parthasarathy Ranganathan3Onur Mutlu^{5,1}

Infrastructure Enabled Research: PIM (II)

Processing Data Where It Makes Sense: Enabling In-Memory Computation

Onur Mutlu^{a,b}, Saugata Ghose^b, Juan Gómez-Luna^a, Rachata Ausavarungnirun^{b,c}

^aETH Zürich ^bCarnegie Mellon University ^cKing Mongkut's University of Technology North Bangkok

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun, "Processing Data Where It Makes Sense: Enabling In-Memory Computation" *Invited paper in Microprocessors and Microsystems (MICPRO*), June 2019.

[arXiv version]

Infrastructure Enabled Research: PIM (III)

A Workload and Programming Ease Driven Perspective of Processing-in-Memory

Saugata Ghose†Amirali Boroumand†Jeremie S. Kim†§Juan Gómez-Luna§Onur Mutlu§††Carnegie Mellon University§ETH Zürich

Saugata Ghose, Amirali Boroumand, Jeremie S. Kim, Juan Gomez-Luna, and Onur Mutlu, "Processing-in-Memory: A Workload-Driven Perspective" *Invited Article in <u>IBM Journal of Research & Development</u>, Special Issue on Hardware for Artificial Intelligence*, to appear in November 2019. [Preliminary arXiv version]

SAFARI

https://arxiv.org/pdf/1907.12947.pdf

Infrastructure Enabled Research: PIM (IV)

 Vivek Seshadri and Onur Mutlu,
 "In-DRAM Bulk Bitwise Execution Engine" Invited Book Chapter in Advances in Computers, to appear in 2020.
 [Preliminary arXiv version]

In-DRAM Bulk Bitwise Execution Engine

Vivek Seshadri Microsoft Research India visesha@microsoft.com

SAFAR

Onur Mutlu ETH Zürich onur.mutlu@inf.ethz.ch

Question 2: Heterogeneity & Inclusiveness

How much is important the heterogeneity of the group? What about the inclusion?

Principle: Diversity & Heterogeneity

- Diversity is very important
- No two people are the same -- everyone brings perspective
- Critical to be diverse, accepting, inclusive, heterogeneous
 - Age
 - Gender
 - Experience level
 - Education level
 - Geography (maybe natural in our field?)
- Critical for open, expressive culture
- Set a common goal and common culture

Principle: Environment of Freedom & Inclusion

Create an environment that values free exploration, openness, collaboration, hard work, creativity

SAFARI

Question 3: Choosing Students

Which are the main characteristics and skills one should take into account when choosing PhD students and researchers for new and (possibly) impactful research groups?

How to Select PhD Students & Researchers

- Motivation and Mindset
- Creativity
- Resilience
- Hard work
- Boldness
- Perseverance, commitment
- Intellectual strength
- Openness to feedback
- Communicativeness
- Ability to execute things until the end

A PhD is a long road. It is not for everyone. Commitment & resilience are critical.

How to Select Students

<u>https://safari.ethz.ch/apply/</u>

Question 4 and Answer: Mentoring

- Can mentoring young students and managing a group be taught?
- Answer: Yes (and, the mentoring process can be managed)
- Mentoring is a critical part of a PhD

Question 5 and Answer: Emotional Intelligence

- Emotional intelligence is considered today a key skill for managers and entrepreneurs. Do you believe that is it crucial also for research groups leaders?
- Answer: Yes, absolutely
- Communication, understanding, mindset are all critical
 And part of Emotional Intelligence

Question 6 and Answer: Hierarchy

- How does the group's internal hierarchy impact work effectiveness? Is a strong hierarchy implying a reduction of diversity and heterogeneity or not?
- Answer: Less hierarchy is better. Yet, tasks of different types of students are different (postdoc vs PhD students)
- Openness and valuing of every single person and idea, regardless of level or experience
- Valuing of mentorship
 - Inexperienced folks learn from experienced ones
- Everyone collaborates
- No (artificial) barriers between people

Food for Thought: Three Quotes

The reasonable man adapts himself to the world; The unreasonable one persists in trying to adapt the world to himself.


Therefore, all progress depends on the unreasonable man.

Progress is impossible without change, and those who cannot change their minds cannot change anything.

George Bernard Shaw

My heart is in the work.

Andrew Carnegie



Other Backup Slides

Some Resilience Examples from Our Research

Enabling DRAM to Compute at Low Cost

RowClone [MICRO'13]

 Vivek Seshadri, Yoongu Kim, Chris Fallin, Donghyuk Lee, Rachata Ausavarungnirun, Gennady Pekhimenko, Yixin Luo, Onur Mutlu, Michael A. Kozuch, Phillip B. Gibbons, and Todd C. Mowry,
 <u>"RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization"</u>
 Proceedings of the <u>46th International Symposium on Microarchitecture</u>

(*MICRO*), Davis, CA, December 2013. [<u>Slides (pptx) (pdf)</u>] [<u>Lightning Session</u> <u>Slides (pptx) (pdf)</u>] [<u>Poster (pptx) (pdf)</u>]

RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization

Vivek Seshadri Yoongu Kim Chris Fallin* Donghyuk Lee vseshadr@cs.cmu.edu yoongukim@cmu.edu cfallin@c1f.net donghyuk1@cmu.edu Rachata Ausavarungnirun Gennady Pekhimenko Yixin Luo rachata@cmu.edu gpekhime@cs.cmu.edu yixinluo@andrew.cmu.edu Onur Mutlu Phillip B. Gibbons† Michael A. Kozuch† Todd C. Mowry onur@cmu.edu phillip.b.gibbons@intel.com michael.a.kozuch@intel.com tcm@cs.cmu.edu Carnegie Mellon University †Intel Pittsburgh

Ambit [MICRO'17]

 Vivek Seshadri et al., "<u>Ambit: In-Memory Accelerator</u> for Bulk Bitwise Operations Using Commodity DRAM <u>Technology</u>," MICRO 2017.

Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology

Vivek Seshadri^{1,5} Donghyuk Lee^{2,5} Thomas Mullins^{3,5} Hasan Hassan⁴ Amirali Boroumand⁵ Jeremie Kim^{4,5} Michael A. Kozuch³ Onur Mutlu^{4,5} Phillip B. Gibbons⁵ Todd C. Mowry⁵

¹Microsoft Research India ²NVIDIA Research ³Intel ⁴ETH Zürich ⁵Carnegie Mellon University

SAFARI

Ambit

SAFAR

 Vivek Seshadri and Onur Mutlu,
 <u>"In-DRAM Bulk Bitwise Execution Engine"</u> *Invited Book Chapter in Advances in Computers*, to appear in 2020.
 [Preliminary arXiv version]

In-DRAM Bulk Bitwise Execution Engine

Vivek Seshadri Microsoft Research India visesha@microsoft.com Onur Mutlu ETH Zürich onur.mutlu@inf.ethz.ch

In-Memory Bulk Bitwise Operations

- We can support in-DRAM COPY, ZERO, AND, OR, NOT, MAJ
- At low cost
- Using analog computation capability of DRAM
 - Idea: activating multiple rows performs computation

30-74X performance and energy improvement

 Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology," MICRO 2017.

New memory technologies enable even more opportunities

Ambit Sounds Good, No?

Review from ISCA 2016

Paper summary

The paper proposes to extend DRAM to include bulk, bit-wise logical

operations directly between rows within the DRAM.

Strengths

- Very clever/novel idea.
- Great potential speedup and efficiency gains.

Weaknesses

- Probably won't ever be built. Not practical to assume DRAM manufacturers with change DRAM in this way.

SAFARI

Another Review from ISCA 2016

Strengths

The proposed mechanisms effectively exploit the operation of the DRAM to perform efficient bitwise operations across entire rows of the DRAM.

Weaknesses

This requires a modification to the DRAM that will only help this type of bitwise operation. It seems unlikely that something like that will be adopted.

SAFARI

Yet Another Review

Yet Another Review from ISCA 2016

- Weaknesses
- The core novelty of Buddy RAM is almost all circuits-related (by exploiting sense amps). I do not find architectural innovation even though the circuits technique benefits architecturally by mitigating memory bandwidth and relieving cache resources within a subarray. The only related part is the new ISA support for bitwise operations at DRAM side and its induced issue on cache coherence.

ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs

Fei Gao feig@princeton.edu Department of Electrical Engineering Princeton University Georgios Tziantzioulis georgios.tziantzioulis@princeton.edu Department of Electrical Engineering Princeton University David Wentzlaff wentzlaf@princeton.edu Department of Electrical Engineering Princeton University

SAFARI

https://parallel.princeton.edu/papers/micro19-gao.pdf

Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-volatile Memories

Shuangchen Li¹; Cong Xu², Qiaosha Zou^{1,5}, Jishen Zhao³, Yu Lu⁴, and Yuan Xie¹

University of California, Santa Barbara¹, Hewlett Packard Labs² University of California, Santa Cruz³, Qualcomm Inc.⁴, Huawei Technologies Inc.⁵ {shuangchenli, yuanxie}ece.ucsb.edu¹

- There are many other similar examples from reviews...
 For many other papers...
- And, we are not even talking about JEDEC yet...
- How do we fix the mindset problem?
- By doing more research, education, implementation in alternative processing paradigms

We need to work on enabling the better future...

Aside: A Recommended Book

WILEY PROFESSIONAL COMPUTING

Raj Jain

THE ART OF COMPUTER SYSTEMS PERFORMANCE ANALYSIS

Techniques for Experimental Design, Measurement, Simulation, and Modeling

WILEY

Raj Jain, "The Art of Computer Systems Performance Analysis," Wiley, 1991.

SAFARI

DECISION MAKER'S GAMES

DECISION MAKER'S GAMES

Even if the performance analysis is correctly done and presented, it may not be enough to persuade your audience—the decision makers—to follow your recommendations. The list shown in Box 10.2 is a compilation of reasons for rejection heard at various performance analysis presentations. You can use the list by presenting it immediately and pointing out that the reason for rejection is not new and that the analysis deserves more consideration. Also, the list is helpful in getting the competing proposals rejected!

There is no clear end of an analysis. Any analysis can be rejected simply on the grounds that the problem needs more analysis. This is the first reason

pisted in 2000 ysis and for endless debate is the workload. Since workloads are always based on the past measurements, their applicability to the current or future environment can always be questioned. Actually workload is one of the four areas of discussion that lead a performance presentation into an endless debate. These "rat holes" and their relative sizes in terms of time consumed are shown in Figure 10.26. Presenting this cartoon at the beginning of a presentation helps to avoid these areas.




FIGURE 10.26 Four issues in performance presentations that commonly lead to endless discussion. Raj Jain, "The Art of Computer Systems Performance Analysis," Wiley, 1991. Box 10.2 Reasons for Not Accepting the Results of an Analysis 1. This needs more analysis.

2. You need a b You need a better among only for long I/O's, packets, jobs, and files It improves performance only for long I/O's, packets, jobs, and files

- and most of the I/O's, packets, jobs, and files are short. 4. It improves performance only for short I/O's, packets, jobs, and files,
- It improves performance of short I/O's, packets, jobs, and files, but who cares for the performance of short I/O's, packets, jobs, and files; its the long ones that impact the system.
- 5. It needs too much memory/CPU/bandwidth and memory/CPU/band. width isn't free.
- 6. It only saves us memory/CPU/bandwidth and memory/CPU/band. width is cheap.
- 7. There is no point in making the networks (similarly, CPUs/disks/...) faster; our CPUs/disks (any component other than the one being die cussed) aren't fast enough to use them.
- 8. It improves the performance by a factor of x, but it doesn't really matter at the user level because everything else is so slow.
- 9. It is going to increase the complexity and cost.
- 10. Let us keep it simple stupid (and your idea is not stupid).
- 11. It is not simple. (Simplicity is in the eyes of the beholder.)
- 12. It requires too much state.
- 13. Nobody has ever done that before. (You have a new idea.)
- 14. It is not going to raise the price of our stock by even an eighth. (Nothing ever does, except rumors.)
- 15. This will violate the IEEE, ANSI, CCITT, or ISO standard.
- 16. It may violate some future standard.
- 17. The standard says nothing about this and so it must not be important.
- 18. Our competitors don't do it. If it was a good idea, they would have done it.
- 19. Our competition does it this way and you don't make money by copying others.
- 20. It will introduce randomness into the system and make debugging difficult.
- 21. It is too deterministic; it may lead the system into a cycle.
- 22. It's not interoperable.
- 23. This impacts hardware.
- 24. That's beyond today's technology.

20. IU IS HIM

26. Why change-it's working OK.

Raj Jain, "The Art of **Computer Systems** Performance Analysis," Wiley, 1991.

Suggestions to Reviewers

- Be fair; you do not know it all
- Be open-minded; you do not know it all
- Be accepting of diverse research methods: there is no single way of doing research
- Be constructive, not destructive
- Do not have double standards...

Do not block or delay scientific progress for non-reasons

SAFARI

Initial RowHammer Reviews

Disturbance Errors in DRAM: Demonstration, Characterization, and Prevention

Rejected (R2)

📕 863kB 🛛 🛛 🗛 Friday 31 May 2013 2:00:53pm PDT

b9bf06021da54cddf4cd0b3565558a181868b972

You are an **author** of this paper.

+ ABSTRACT

SAFAR

+ AUTHORS

	OveMer	Nov	WriQua	RevExp
<u>Review #66A</u>	1	4	4	4
Review #66B	5	4	5	3
Review #66C	2	3	5	4
Review #66D	1	2	3	4
Review #66E	4	4	4	3
– <u>Review #66F</u>	2	4	4	3

Missing the Point Reviews from Micro 2013

PAPER WEAKNESSES

This is an excellent test methodology paper, but there is no micro-architectural or architectural content.

PAPER WEAKNESSES

- Whereas they show disturbance may happen in DRAM array, authors don't show it can be an issue in realistic DRAM usage scenario
- Lacks architectural/microarchitectural impact on the DRAM disturbance analysis

PAPER WEAKNESSES

The mechanism investigated by the authors is one of many well known disturb mechanisms. The paper does not discuss the root causes to sufficient depth and the importance of this mechanism compared to others. Overall the length of the sections restating known information is much too long in relation to new work.

Dismissing Science

Reviews from ISCA 2014

PAPER WEAKNESSES

1) The disturbance error (a.k.a coupling or cross-talk noise induced error) is a known problem to the DRAM circuit community.

2) What you demonstrated in this paper is so called DRAM row hammering issue - you can even find a Youtube video showing this! - <u>http://www.youtube.com</u> /watch?v=i3-gQSnBcdo

2) The architectural contribution of this study is too insignificant.

PAPER WEAKNESSES

 Row Hammering appears to be well-known, and solutions have already been proposed by industry to address the issue.

 The paper only provides a qualitative analysis of solutions to the problem. A more robust evaluation is really needed to know whether the proposed solution is

Final RowHammer Reviews

Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors





639kB 21 Nov 2013 10:53:11pm CST | f039be2735313b39304ae1c6296523867a485610

You are an **author** of this paper.

	OveMer	Nov	WriQua	RevConAnd
<u>Review #41A</u>	8	4	5	3
Review #41B	7	4	4	3
Review #41C	6	4	4	3
Review #41D	2	2	5	4
Review #41E	3	2	3	3
_ <u>Review #41F</u>	7	4	4	3

SAFARI



We Need to Fix the Reviewer Accountability Problem




Suggestion to Community

Eliminate Double Standards



Another Recommended Book





Computer Architecture Today

- You can revolutionize the way computers are built, if you understand both the hardware and the software (and change each accordingly)
- You can invent new paradigms for computation, communication, and storage



- Recommended book: Thomas Kuhn, "The Structure of Scientific Revolutions" (1962)
 - Pre-paradigm science: no clear consensus in the field
 - Normal science: dominant theory used to explain/improve things (business as usual); exceptions considered anomalies
 - Revolutionary science: underlying assumptions re-examined

Suggestion to Researchers: Principle: Passion

Follow Your Passion (Do not get derailed by naysayers)

Suggestion to Researchers: Principle: Resilience

Be Resilient

Principle: Learning and Scholarship

Focus on learning and scholarship



Principle: Learning and Scholarship

The quality of your work defines your impact



More Thoughts and Suggestions

Onur Mutlu, <u>"Some Reflections (on DRAM)"</u> *Award Speech for <u>ACM SIGARCH Maurice Wilkes Award</u>, at the ISCA Awards <i>Ceremony*, Phoenix, AZ, USA, 25 June 2019.

[Slides (pptx) (pdf)]

[Video of Award Acceptance Speech (Youtube; 10 minutes) (Youku; 13

<u>minutes)</u> [Video of Interview after Aw

[Video of Interview after Award Acceptance (Youtube; 1 hour 6 minutes) (Youku; 1 hour 6 minutes)]

[News Article on "ACM SIGARCH Maurice Wilkes Award goes to Prof. Onur Mutlu"]

Onur Mutlu,

"How to Build an Impactful Research Group"

<u>Design Automation Conference Early Career Workshop</u>, Las Vegas, NV, USA, June 2019. [<u>Slides (pptx) (pdf)</u>]

SAFARI

Funding Acknowledgments

- Alibaba, AMD, ASML, Google, Facebook, Hi-Silicon, HP Labs, Huawei, IBM, Intel, Microsoft, Nvidia, Oracle, Qualcomm, Rambus, Samsung, Seagate, VMware
- NSF
- NIH
- GSRC
- SRC
- CyLab