# Storage-Centric Computing

for Modern Data-Intensive Workloads

Onur Mutlu

omutlu@gmail.com

https://people.inf.ethz.ch/omutlu

16 September 2023

NCIS Keynote Speech





Carnegie Mellon

# Computing is Bottlenecked by Data

# Data is Key for AI, ML, Genomics, ...

Important workloads are all data intensive


 They require rapid and efficient processing of large amounts of data

- Data is increasing
  - We can generate more than we can process
  - We need to perform more sophisticated analyses on more data

## Huge Demand for Performance & Efficiency

# SeanLie

#### **Exponential Growth of Neural Networks**



1800x more compute
In just 2 years

Tomorrow, multi-trillion parameter models







## Data is Key for Future Workloads



#### **In-memory Databases**

[Mao+, EuroSys'12; Clapp+ (Intel), IISWC'15]




#### **In-Memory Data Analytics**

[Clapp+ (Intel), IISWC'15; Awan+, BDCloud'15]



#### **Graph/Tree Processing**

[Xu+, IISWC'12; Umuroglu+, FPL'15]



#### **Datacenter Workloads**

[Kanev+ (Google), ISCA'15]

#### Data Overwhelms Modern Machines



**In-memory Databases** 




**Graph/Tree Processing** 

# Data → performance & energy bottleneck



#### In-Memory Data Analytics

[Clapp+ (Intel), IISWC'15; Awan+, BDCloud'15]



#### **Datacenter Workloads**

[Kanev+ (Google), ISCA' 15]

## Data is Key for Future Workloads



Chrome

Google's web browser



**TensorFlow Mobile** 

Google's machine learning framework



Google's video codec



Google's video codec

#### Data Overwhelms Modern Machines





**TensorFlow Mobile** 

Data → performance & energy bottleneck


VP9
VouTube
Video Playback

Google's video codec




Google's video codec

# Data is Key for Future Workloads







**Read Mapping** 

**Sequencing** 

Genome **Analysis** 

# Data → performance & energy bottleneck

reau4: CGCTTCCAT

read5: CCATGACGC read6: TTCCATGAC



**Scientific Discovery** 

**Variant Calling** 


# We Need Faster & Scalable Genome Analysis




Understanding genetic variations, species, evolution, ...



Rapid surveillance of **disease outbreaks** 



Predicting the presence and relative abundance of **microbes** in a sample



Developing personalized medicine

# New Genome Sequencing Technologies

# Nanopore sequencing technology and tools for genome assembly: computational analysis of the current state, bottlenecks and future directions

Damla Senol Cali ™, Jeremie S Kim, Saugata Ghose, Can Alkan, Onur Mutlu

Briefings in Bioinformatics, bby017, https://doi.org/10.1093/bib/bby017

Published: 02 April 2018 Article history ▼



Oxford Nanopore MinION

Senol Cali+, "Nanopore Sequencing Technology and Tools for Genome Assembly: Computational Analysis of the Current State, Bottlenecks and Future Directions," Briefings in Bioinformatics, 2018.

[Open arxiv.org version]

# New Genome Sequencing Technologies

# Nanopore sequencing technology and tools for genome assembly: computational analysis of the current state, bottlenecks and future directions

Damla Senol Cali ™, Jeremie S Kim, Saugata Ghose, Can Alkan, Onur Mutlu

Briefings in Bioinformatics, bby017, https://doi.org/10.1093/bib/bby017


Published: 02 April 2018 Article history ▼



Oxford Nanopore MinION

# Data → performance & energy bottleneck

# Problems with (Genome) Analysis Today



**Special-Purpose** Machine for **Data Generation** 

General-Purpose Machine for Data Analysis

FAST

**SLOW** 

Slow and inefficient processing capability Large amounts of data movement

# Accelerating Genome Analysis [DAC 2023]

Onur Mutlu and Can Firtina,
 "Accelerating Genome Analysis via Algorithm-Architecture Co-Design"

Invited Special Session Paper in Proceedings of the 60th Design Automation Conference (DAC), San Francisco, CA, USA, July 2023. [arXiv version]

# Accelerating Genome Analysis via Algorithm-Architecture Co-Design

Onur Mutlu Can Firtina

ETH Zürich

# Accelerating Genome Analysis [IEEE MICRO 2020]

 Mohammed Alser, Zulal Bingol, Damla Senol Cali, Jeremie Kim, Saugata Ghose, Can Alkan, and Onur Mutlu,

"Accelerating Genome Analysis: A Primer on an Ongoing Journey"

IEEE Micro (IEEE MICRO), Vol. 40, No. 5, pages 65-75, September/October 2020.

[Slides (pptx)(pdf)]

[Talk Video (1 hour 2 minutes)]

# Accelerating Genome Analysis: A Primer on an Ongoing Journey

#### **Mohammed Alser**

ETH Zürich

#### Zülal Bingöl

Bilkent University

#### Damla Senol Cali

Carnegie Mellon University

#### Jeremie Kim

ETH Zurich and Carnegie Mellon University

#### Saugata Ghose

University of Illinois at Urbana–Champaign and Carnegie Mellon University

#### Can Alkan

Bilkent University

#### **Onur Mutlu**

ETH Zurich, Carnegie Mellon University, and Bilkent University



# Beginner Reading on Genome Analysis

Mohammed Alser, Joel Lindegger, Can Firtina, Nour Almadhoun, Haiyu Mao, Gagandeep Singh, Juan Gomez-Luna, Onur Mutlu

"From Molecules to Genomic Variations to Scientific Discovery:

Intelligent Algorithms and Architectures for Intelligent Genome Analysis"

Computational and Structural Biotechnology Journal, 2022

Source code





COMPUTATIONAL AND STRUCTURAL BIOTECHNOLOGY J O U R N A L COMPUTATIONAL AND STRUCTURAL BIOTECHNOLOGY J O U R N A L COMPUTATIONAL COMPUTATIONAL COMPUTATION COMPUTAT

journal homepage: www.elsevier.com/locate/csbj

#### Review

From molecules to genomic variations: Accelerating genome analysis via intelligent algorithms and architectures



Mohammed Alser\*, Joel Lindegger, Can Firtina, Nour Almadhoun, Haiyu Mao, Gagandeep Singh, Juan Gomez-Luna, Onur Mutlu\*

ETH Zurich, Gloriastrasse 35, 8092 Zürich, Switzerland

# FPGA-based Near-Memory Analytics


Gagandeep Singh, Mohammed Alser, Damla Senol Cali, Dionysios
 Diamantopoulos, Juan Gómez-Luna, Henk Corporaal, and Onur Mutlu,
 "FPGA-based Near-Memory Acceleration of Modern Data-Intensive
 Applications"
 IFFE Micro (IEEE MICRO), 2021.

# FPGA-based Near-Memory Acceleration of Modern Data-Intensive Applications

Gagandeep Singh<sup>⋄</sup> Mohammed Alser<sup>⋄</sup> Damla Senol Cali<sup>⋈</sup>
Dionysios Diamantopoulos<sup>▽</sup> Juan Gómez-Luna<sup>⋄</sup>
Henk Corporaal<sup>⋆</sup> Onur Mutlu<sup>⋄⋈</sup>

<sup>⋄</sup>ETH Zürich <sup>⋈</sup> Carnegie Mellon University \*Eindhoven University of Technology <sup>▽</sup>IBM Research Europe

## Near-Memory Acceleration using FPGAs




#### **Near-HBM FPGA-based accelerator**


Two communication technologies: CAPI2 and OCAPI

Two memory technologies: DDR4 and HBM

Two workloads: Weather Modeling and Genome Analysis

## Performance & Energy Greatly Improve





5-27× performance vs. a 16-core (64-thread) IBM POWER9 CPU

12-133× energy efficiency vs. a 16-core (64-thread) IBM POWER9 CPU

**HBM** alleviates memory bandwidth contention vs. DDR4

## GenASM Framework [MICRO 2020]

Damla Senol Cali, Gurpreet S. Kalsi, Zulal Bingol, Can Firtina, Lavanya Subramanian, Jeremie S. Kim, Rachata Ausavarungnirun, Mohammed Alser, Juan Gomez-Luna, Amirali Boroumand, Anant Nori, Allison Scibisz, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu, "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis"
Proceedings of the 53rd International Symposium on Microarchitecture (MICRO), Virtual, October 2020.

[<u>Lighting Talk Video</u> (1.5 minutes)]
[<u>Lightning Talk Slides (pptx) (pdf)</u>]
[<u>Talk Video</u> (18 minutes)]
[<u>Slides (pptx) (pdf)</u>]

#### GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis

Damla Senol Cali<sup>†™</sup> Gurpreet S. Kalsi<sup>™</sup> Zülal Bingöl<sup>▽</sup> Can Firtina<sup>⋄</sup> Lavanya Subramanian<sup>‡</sup> Jeremie S. Kim<sup>⋄†</sup> Rachata Ausavarungnirun<sup>⊙</sup> Mohammed Alser<sup>⋄</sup> Juan Gomez-Luna<sup>⋄</sup> Amirali Boroumand<sup>†</sup> Anant Nori<sup>™</sup> Allison Scibisz<sup>†</sup> Sreenivas Subramoney<sup>™</sup> Can Alkan<sup>▽</sup> Saugata Ghose<sup>\*†</sup> Onur Mutlu<sup>⋄†▽</sup> 

† Carnegie Mellon University <sup>™</sup> Processor Architecture Research Lab, Intel Labs <sup>▽</sup> Bilkent University <sup>⋄</sup> ETH Zürich 

‡ Facebook <sup>⊙</sup> King Mongkut's University of Technology North Bangkok <sup>\*</sup> University of Illinois at Urbana–Champaign

SAFAR

# Scrooge: Overcoming GenASM Limitations

 Joël Lindegger, Damla Senol Cali, Mohammed Alser, Juan Gómez-Luna, Nika Mansouri Ghiasi, and Onur Mutlu,

<u>"Scrooge: A Fast and Memory-Frugal Genomic Sequence Aligner for CPUs, GPUs, and ASICs"</u>

**Bioinformatics**, [published online on] 24 March 2023.

Online link at Bioinformatics Journal

[arXiv preprint]

[Scrooge Source Code]

# Scrooge: A Fast and Memory-Frugal Genomic Sequence Aligner for CPUs, GPUs, and ASICs

Joël Lindegger<sup>§</sup> Juan Gómez-Luna<sup>§</sup> Damla Senol Cali<sup>†</sup> Nika Mansouri Ghiasi<sup>§</sup> Mohammed Alser<sup>§</sup> Onur Mutlu<sup>§</sup>

§ETH Zürich

†Bionano Genomics

# In-Storage Genome Filtering [ASPLOS 2022]

Nika Mansouri Ghiasi, Jisung Park, Harun Mustafa, Jeremie Kim, Ataberk Olgun, Arvid Gollwitzer, Damla Senol Cali, Can Firtina, Haiyu Mao, Nour Almadhoun Alserr, Rachata Ausavarungnirun, Nandita Vijaykumar, Mohammed Alser, and Onur Mutlu,

"GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis"

Proceedings of the <u>27th International Conference on Architectural Support for</u>

<u>Programming Languages and Operating Systems</u> (**ASPLOS**), Virtual, February-March 2022.

[Talk Slides (pptx) (pdf)]

[<u>Lightning Talk Slides (pptx) (pdf)</u>]

[Lightning Talk Video (90 seconds)]

[Talk Video (17 minutes)]

# GenStore: A High-Performance In-Storage Processing System for Genome Sequence Analysis

Nika Mansouri Ghiasi¹ Jisung Park¹ Harun Mustafa¹ Jeremie Kim¹ Ataberk Olgun¹ Arvid Gollwitzer¹ Damla Senol Cali² Can Firtina¹ Haiyu Mao¹ Nour Almadhoun Alserr¹ Rachata Ausavarungnirun³ Nandita Vijaykumar⁴ Mohammed Alser¹ Onur Mutlu¹

<sup>1</sup>ETH Zürich <sup>2</sup>Bionano Genomics <sup>3</sup>KMUTNB <sup>4</sup>University of Toronto

# Accelerating Sequence-to-Graph Mapping

Damla Senol Cali, Konstantinos Kanellopoulos, Joel Lindegger, Zulal Bingol, Gurpreet S. Kalsi, Ziyi Zuo, Can Firtina, Meryem Banu Cavlak, Jeremie Kim, Nika MansouriGhiasi, Gagandeep Singh, Juan Gomez-Luna, Nour Almadhoun Alserr, Mohammed Alser, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu,
 "SeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mapping"

Proceedings of the <u>49th International Symposium on Computer Architecture</u> (**ISCA**), New York, June 2022.

arXiv version

# SeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mapping

Damla Senol Cali<sup>1</sup> Konstantinos Kanellopoulos<sup>2</sup> Joël Lindegger<sup>2</sup> Zülal Bingöl<sup>3</sup> Gurpreet S. Kalsi<sup>4</sup> Ziyi Zuo<sup>5</sup> Can Firtina<sup>2</sup> Meryem Banu Cavlak<sup>2</sup> Jeremie Kim<sup>2</sup> Nika Mansouri Ghiasi<sup>2</sup> Gagandeep Singh<sup>2</sup> Juan Gómez-Luna<sup>2</sup> Nour Almadhoun Alserr<sup>2</sup> Mohammed Alser<sup>2</sup> Sreenivas Subramoney<sup>4</sup> Can Alkan<sup>3</sup> Saugata Ghose<sup>6</sup> Onur Mutlu<sup>2</sup>

<sup>1</sup>Bionano Genomics <sup>2</sup>ETH Zürich <sup>3</sup>Bilkent University <sup>4</sup>Intel Labs <sup>5</sup>Carnegie Mellon University <sup>6</sup>University of Illinois Urbana-Champaign

# Accelerating Basecalling + Read Mapping

 Haiyu Mao, Mohammed Alser, Mohammad Sadrosadati, Can Firtina, Akanksha Baranwal, Damla Senol Cali, Aditya Manglik, Nour Almadhoun Alserr, and Onur Mutlu,
 "GenPIP: In-Memory Acceleration of Genome Analysis via Tight Integration of Basecalling and Read Mapping"

Proceedings of the <u>55th International Symposium on Microarchitecture</u> (**MICRO**), Chicago, IL, USA, October 2022.

[Slides (pptx) (pdf)]

[Longer Lecture Slides (pptx) (pdf)]

[<u>Lecture Video</u> (25 minutes)]

[arXiv version]

# GenPIP: In-Memory Acceleration of Genome Analysis via Tight Integration of Basecalling and Read Mapping

Haiyu Mao<sup>1</sup> Mohammed Alser<sup>1</sup> Mohammad Sadrosadati<sup>1</sup> Can Firtina<sup>1</sup> Akanksha Baranwal<sup>1</sup> Damla Senol Cali<sup>2</sup> Aditya Manglik<sup>1</sup> Nour Almadhoun Alserr<sup>1</sup> Onur Mutlu<sup>1</sup>

\*\*IETH Zürich\*\*\* \*\* \*\*Pionano Genomics\*\*

# Designing & Accelerating Basecallers


#### A Framework for Designing Efficient Deep Learning-Based Genomic Basecallers

Gagandeep Singh $^a$  Mohammed Alser $^{*a}$  Alireza Khodamoradi $^{*b}$  Kristof Denolf $^b$  Can Firtina $^a$  Meryem Banu Cavlak $^a$  Henk Corporaal $^c$  Onur Mutlu $^a$   $^a$ ETH Zürich  $^b$ AMD  $^c$ Eindhoven University of Technology

Nanopore sequencing is a widely-used high-throughput genome sequencing technology that can sequence long fragments of a genome. Nanopore sequencing generates noisy electrical signals that need to be converted into a standard string of DNA nucleotide bases (i.e., A, C, G, T) using a computational step called *basecalling*. The accuracy and speed of basecalling have critical implications for every subsequent step in genome analysis. Currently, basecallers are developed mainly based on deep learning techniques to provide high sequencing accuracy without considering the compute demands of such tools. We observe that state-of-the-art basecallers (i.e., Guppy, Bonito, Fast-Bonito) are slow, inefficient, and memory-hungry

# Future of Genome Sequencing & Analysis

Mohammed Alser, Zülal Bingöl, Damla Senol Cali, Jeremie Kim, Saugata Ghose, Can Alkan, Onur Mutlu "Accelerating Genome Analysis: A Primer on an Ongoing Journey" IEEE Micro, August 2020.



# More on Fast & Efficient Genome Analysis ...

Onur Mutlu,

"Accelerating Genome Analysis: A Primer on an Ongoing Journey"

*Invited Lecture at <u>Technion</u>*, Virtual, 26 January 2021.

[Slides (pptx) (pdf)]

[Talk Video (1 hour 37 minutes, including Q&A)]


[Related Invited Paper (at IEEE Micro, 2020)]





**EDIT VIDEO** 

# More on Fast & Efficient Genome Analysis ...



# Detailed Lectures on Genome Analysis

- Computer Architecture, Fall 2020, Lecture 3a
  - Introduction to Genome Sequence Analysis (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=CrRb32v7SJc&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=5
- Computer Architecture, Fall 2020, Lecture 8
  - Intelligent Genome Analysis (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=ygmQpdDTL7o&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=14
- Computer Architecture, Fall 2020, Lecture 9a
  - □ **GenASM: Approx. String Matching Accelerator** (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=XoLpzmN Pas&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN&index=15
- Accelerating Genomics Project Course, Fall 2020, Lecture 1
  - Accelerating Genomics (ETH Zürich, Fall 2020)
  - https://www.youtube.com/watch?v=rgjl8ZyLsAg&list=PL5Q2soXY2Zi9E2bBVAgCqL gwiDRQDTyId

## Genomics Course (Fall 2022)

#### Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022/do ku.php?id=bioinformatics

#### Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=bioinformatics

#### Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=nA41964-9r8&list=PL5Q2soXY2Zi8tFlQvdxOdizD\_EhVAMVQV

#### Youtube Livestream (Spring 2022):


https://www.youtube.com/watch?v=DEL\_5A\_Y3TI&list= PL5Q2soXY2Zi8NrPDgOR1yRU\_Cxxjw-u18

#### Project course

- Taken by Bachelor's/Master's students
- Genomics lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures





#### Spring 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials
W1	11.3 Fri.	You Tube Live	M1: P&S Accelerating Genomics Course Introduction & Project Proposals (PDF) (PPT)	Required Materials Recommended Materials
W2	18.3 Fri.	You Tube Live	M2: Introduction to Sequencing (PDF) (PPT)	
W3	25.3 Fri.	You Tube Premiere	M3: Read Mapping  (PDF) (PPT)	
W4	01.04 Fri.	You Tube Premiere	M4: GateKeeper  [Incomplete of the complete of	
W5	08.04 Fri.	You Tube Premiere	M5: MAGNET & Shouji (PDF) (PPT)	
W6	15.4 Fri.	You Tube Premiere	M6: SneakySnake  (PDF) (PPT)	
W7	29.4 Fri.	You Tube Premiere	M7: GenStore  (PDF) (PPT)	
W8	06.05 Fri.	You Tube Premiere	M8: GRIM-Filter  (PDF) (PPT)	
W9	13.05 Fri.	You Tube Premiere	M9: Genome Assembly  (PDF) (PPT)	
W10	20.05 Fri.	You Tube Live	M10: Genomic Data Sharing Under Differential Privacy (PDF) (PPT)	
W11	10.06 Fri.	You Tube Premiere	M11: Accelerating Genome Sequence Analysis	

# BIO-Arch Workshop at RECOMB 2023

#### April 14, 2023

# BIO-Arch: Workshop on Hardware Acceleration of Bioinformatics Workloads


#### **About**

BIO-Arch is a new forum for presenting and discussing new ideas in accelerating bioinformatics workloads with the co-design of hardware & software and the use of new computer architectures. Our goal is to discuss new system designs tailored for bioinformatics. BIO-Arch aims to bring together researchers in the bioinformatics, computational biology, and computer architecture communities to strengthen the progress in accelerating bioinformatics analysis (e.g., genome analysis) with efficient system designs that include hardware acceleration and software systems tailored fo new hardware technologies.

#### Venue

BIO-Arch will be held in The Social Facilities of İstanbul Technical University on **April 14**. Detailed information about how to arrive at the venue location with various transportation options can be found on the RECOMB website.

Our panel discussion will be held in conjunction with the main RECOMB conference. The panel discussion will be held in Marriott Şişli on **April 17 at 17:00**. You can find



https://www.youtube.com/watch?v=2rCsb4-nLmg

### Data Overwhelms Modern Machines ...

Storage/memory capability


Communication capability

Computation capability

Greatly impacts robustness, energy, performance, cost


# A Computing System

- Three key components
- Computation
- Communication
- Storage/memory




Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.

#### **Computing System**




34

# Perils of Processor-Centric Design



Most of the system is dedicated to storing and moving data

# Deeper and Larger Memory Hierarchies



**Core Count:** 

8 cores/16 threads

L1 Caches:

32 KB per core

L2 Caches:


512 KB per core

L3 Cache:

32 MB shared

AMD Ryzen 5000, 2020

## AMD's 3D Last Level Cache (2021)




34/comparing-zen-3-to-zen-2


AMD increases the L3 size of their 8-core Zen 3 processors from 32 MB to 96 MB

Additional 64 MB L3 cache die stacked on top of the processor die

- Connected using Through Silicon Vias (TSVs)
- Total of 96 MB L3 cache



# Deeper and Larger Memory Hierarchies



IBM POWER10, 2020

#### Cores:

15-16 cores, 8 threads/core


L2 Caches:

2 MB per core

L3 Cache:

120 MB shared

# Deeper and Larger Memory Hierarchies



Apple M1 Ultra System (2022)

## Data Overwhelms Modern Machines





**TensorFlow Mobile** 

Data → performance & energy bottleneck

VP9
VouTube
Video Playback

Google's video codec



Google's video codec

## Data Movement Overwhelms Modern Machines

Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks" Proceedings of the <u>23rd International Conference on Architectural Support for Programming</u> <u>Languages and Operating Systems</u> (ASPLOS), Williamsburg, VA, USA, March 2018.

## 62.7% of the total system energy is spent on data movement

## Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Amirali Boroumand<sup>1</sup> Rachata Ausavarungnirun<sup>1</sup> Aki Kuusela<sup>3</sup> Allan Knies<sup>3</sup>

Saugata Ghose<sup>1</sup> Youngsok Kim<sup>2</sup>

Eric Shiu<sup>3</sup> Rahul Thakur<sup>3</sup> Daehyun Kim<sup>4,3</sup>

Parthasarathy Ranganathan<sup>3</sup> Onur Mutlu<sup>5,1</sup>

## Data Movement Overwhelms Accelerators

Amirali Boroumand, Saugata Ghose, Berkin Akin, Ravi Narayanaswami, Geraldo F. Oliveira,
 Xiaoyu Ma, Eric Shiu, and Onur Mutlu,

"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks"

Proceedings of the <u>30th International Conference on Parallel Architectures and Compilation</u> <u>Techniques</u> (**PACT**), Virtual, September 2021.

[Slides (pptx) (pdf)]

[Talk Video (14 minutes)]

# > 90% of the total system energy is spent on memory in large ML models

### Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks

Amirali Boroumand<sup>†</sup>♦ Saugata Ghose<sup>‡</sup> Berkin Akin<sup>§</sup> Ravi Narayanaswami<sup>§</sup> Geraldo F. Oliveira<sup>\*</sup> Xiaoyu Ma<sup>§</sup> Eric Shiu<sup>§</sup> Onur Mutlu<sup>\*†</sup>

<sup>†</sup>Carnegie Mellon Univ. <sup>†</sup>Stanford Univ. <sup>‡</sup>Univ. of Illinois Urbana-Champaign <sup>§</sup>Google <sup>\*</sup>ETH Zürich

SAFARI

# An Intelligent Architecture Handles Data Well

## How to Handle Data Well

- Ensure data does not overwhelm the components
  - via intelligent algorithms, architectures & system designs: algorithm-architecture-devices

- Take advantage of vast amounts of data and metadata
  - to improve architectural & system-level decisions

- Understand and exploit properties of (different) data
  - to improve algorithms & architectures in various metrics

# Corollaries: Computing Systems Today ...

Are processor-centric vs. data-centric

Make designer-dictated decisions vs. data-driven

Make component-based myopic decisions vs. data-aware


# Fundamentally Better Architectures

# **Data-centric**

**Data-driven** 

**Data-aware** 

## We Need to Revisit the Entire Stack



We can get there step by step

## A Blueprint for Fundamentally Better Architectures

Onur Mutlu,"Intelligen

"Intelligent Architectures for Intelligent Computing Systems"

Invited Paper in Proceedings of the <u>Design, Automation, and Test in</u> <u>Europe Conference</u> (**DATE**), Virtual, February 2021.

[Slides (pptx) (pdf)]

[IEDM Tutorial Slides (pptx) (pdf)]

[Short DATE Talk Video (11 minutes)]

[Longer IEDM Tutorial Video (1 hr 51 minutes)]

## Intelligent Architectures for Intelligent Computing Systems

Onur Mutlu ETH Zurich omutlu@gmail.com

# Data-Centric (Memory-Centric) Architectures

# Data-Centric Architectures: Properties


- Process data where it resides (where it makes sense)
  - Processing in and near memory & sensor structures

Low-latency & low-energy data access

- Low-cost data storage & processing
  - High capacity memory at low cost: hybrid memory, compression
- Intelligent data management
  - Intelligent controllers handling robustness, security, cost, perf.

# Processing Data Where It Makes Sense

## Process Data Where It Makes Sense



Apple M1 Ultra System (2022)

# Processing in/near Memory: An Old Idea

Kautz, "Cellular Logic-in-Memory Arrays", IEEE TC 1969.

IEEE TRANSACTIONS ON COMPUTERS, VOL. C-18, NO. 8, AUGUST 1969


## Cellular Logic-in-Memory Arrays

WILLIAM H. KAUTZ, MEMBER, IEEE

Abstract—As a direct consequence of large-scale integration, many advantages in the design, fabrication, testing, and use of digital circuitry can be achieved if the circuits can be arranged in a two-dimensional iterative, or cellular, array of identical elementary networks, or cells. When a small amount of storage is included in each cell, the same array may be regarded either as a logically enhanced memory array, or as a logic array whose elementary gates and connections can be "programmed" to realize a desired logical behavior.

In this paper the specific engineering features of such cellular logic-in-memory (CLIM) arrays are discussed, and one such special-purpose array, a cellular sorting array, is described in detail to illustrate how these features may be achieved in a particular design. It is shown how the cellular sorting array can be employed as a single-address, multiword memory that keeps in order all words stored within it. It can also be used as a content-addressed memory, a pushdown memory, a buffer memory, and (with a lower logical efficiency) a programmable array for the realization of arbitrary switching functions. A second version of a sorting array, operating on a different sorting principle, is also described.

Index Terms—Cellular logic, large-scale integration, logic arrays logic in memory, push-down memory, sorting, switching functions.



CELL EQUATIONS:  $\hat{x} = \overline{w}x + wy$   $s_y = wcx, r_y = wc\overline{x}$  $\hat{z} = M(x, \overline{y}, z) = x\overline{y} + z(x + \overline{y})$ 

Fig. 1. Cellular sorting array I.

# Processing in/near Memory: An Old Idea

Stone, "A Logic-in-Memory Computer," IEEE TC 1970.

## A Logic-in-Memory Computer

HAROLD S. STONE

Abstract—If, as presently projected, the cost of microelectronic arrays in the future will tend to reflect the number of pins on the array rather than the number of gates, the logic-in-memory array is an extremely attractive computer component. Such an array is essentially a microelectronic memory with some combinational logic associated with each storage element.

# Why In-Memory Computation Today?

## Huge problems with Memory Technology


- Memory technology scaling is not going well (e.g., RowHammer)
- Many scaling issues demand intelligence in memory

## Huge demand from Applications & Systems

- Data access bottleneck
- Energy & power bottlenecks
- Data movement energy dominates computation energy
- Need all at the same time: performance, energy, sustainability
- We can improve all metrics by minimizing data movement

### Designs are squeezed in the middle

## We Do Not Want to Move Data!



A memory access consumes ~100-1000X the energy of a complex addition


# We Need A Paradigm Shift To ...

Enable computation with minimal data movement

Compute where it makes sense (where data resides)

Make computing architectures more data-centric

# Goal: Processing Inside Memory/Storage



- Many questions ... How do we design the:
  - compute-capable memory & controllers?
  - processors & communication units?
  - software & hardware interfaces?
  - system software, compilers, languages?
  - algorithms & theoretical foundations?

**Problem** 

Algorithm

Program/Language

System Software

SW/HW Interface

Micro-architecture

Logic

Electrons

# PIM Review and Open Problems

# A Modern Primer on Processing in Memory

Onur Mutlu<sup>a,b</sup>, Saugata Ghose<sup>b,c</sup>, Juan Gómez-Luna<sup>a</sup>, Rachata Ausavarungnirun<sup>d</sup>

SAFARI Research Group

<sup>a</sup>ETH Zürich

<sup>b</sup>Carnegie Mellon University

<sup>c</sup>University of Illinois at Urbana-Champaign

<sup>d</sup>King Mongkut's University of Technology North Bangkok

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun,

"A Modern Primer on Processing in Memory"

Invited Book Chapter in Emerging Computing: From Devices to Systems 
Looking Beyond Moore and Von Neumann, Springer, to be published in 2021.

## PIM Course (Fall 2022)

#### Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022 /doku.php?id=processing in memory

#### Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2 022/doku.php?id=processing in memory

#### Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=QLL0wQ9I4Dw& list=PL5Q2soXY2Zi8KzG2CQYRNQOVD0GOBrnKy

#### Youtube Livestream (Spring 2022):

https://www.youtube.com/watch?v=9e4Chnwdovo&list=PL5Q2soXY2Zi-841fUYYUK9EsXKhQKRPyX

#### Project course

- Taken by Bachelor's/Master's students
- Processing-in-Memory lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures






#### Spring 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	10.03 Thu.	You Tobe Live	M1: P&S PIM Course Presentation (PDF) (PPT)	Required Materials Recommended Materials	HW 0 Out
W2	15.03 Tue.		Hands-on Project Proposals		
	17.03 Thu.	You Tube Premiere	M2: Real-world PIM: UPMEM PIM (PDF) (PPT)		
W3	24.03 Thu.	You to Live	M3: Real-world PIM: Microbenchmarking of UPMEM PIM @ (PDF) @ (PPT)		
W4	31.03 Thu.	You Tobe Live	M4: Real-world PIM: Samsung HBM-PIM (PDF) (PPT)		
W5	07.04 Thu.	You Tube Live	M5: How to Evaluate Data Movement Bottlenecks		
W6	14.04 Thu.	You Tube Live	M6: Real-world PIM: SK Hynix AiM (PDF) (PPT)		
W7	21.04 Thu.	You Premiere	M7: Programming PIM Architectures (PDF) (PPT)		
W8	28.04 Thu.	You the Premiere	M8: Benchmarking and Workload Suitability on PIM (PDF) (PPT)		
W9	05.05 Thu.	You Premiere	M9: Real-world PIM: Samsung AXDIMM (PDF) III (PPT)		
W10	12.05 Thu.	You Premiere	M10: Real-world PIM: Alibaba HB-PNM (PDF) (PPT)		
W11	19.05 Thu.	You to Live	M11: SpMV on a Real PIM Architecture (PDF) (PPT)		
W12	26.05 Thu.	You to Live	M12: End-to-End Framework for Processing-using-Memory (PDF) (PPT)		
W13	02.06 Thu.	You tobe Live	M13: Bit-Serial SIMD Processing using DRAM (PDF) (PPT)		
W14	09.06 Thu.	You to Live	M14: Analyzing and Mitigating ML Inference Bottlenecks (PDF) (PPT)		
W15	15.06 Thu.	You to Live	M15: In-Memory HTAP Databases with HW/SW Co-design (PDF) (PPT)		
W16	23.06 Thu.	You tobe Live	M16: In-Storage Processing for Genome Analysis (PDF) (PPT)		
W17	18.07 Mon.	You Premiere	M17: How to Enable the Adoption of PIM?		
W18	09.08 Tue.	You Premiere	SS1: ISVLSI 2022 Special Session on PIM (PDF & PPT)		

## Processing-in-Memory Course (Spring 2023)

Short weekly lectures



https://www.youtube.com/playlist?list=PL5Q2soXY2Zi EObuoAZVSq o6UySWQHvZ

https://safari.ethz.ch/projects and seminars/spring2023/doku.php?id =processing in memory



## SSD Course (Spring 2023)

#### Spring 2023 Edition:

 https://safari.ethz.ch/projects and seminars/spring2023/ doku.php?id=modern ssds

#### Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022/do ku.php?id=modern\_ssds

#### Youtube Livestream (Spring 2023):


https://www.youtube.com/watch?v=4VTwOMmsnJY&list =PL5Q2soXY2Zi 8qOM5Icpp8hB2SHtm4z57&pp=iAQB

#### Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=hqLrd-Uj0aU&list=PL5Q2soXY2Zi9BJhenUq4JI5bwhAMpAp13&p p=iAQB

#### Project course

- Taken by Bachelor's/Master's students
- SSD Basics and Advanced Topics
- Hands-on research exploration
- Many research readings



#### Fall 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	06.10		M1: P&S Course Presentation	Required Recommended	
W2	12.10	You Time Live	M2: Basics of NAND Flash- Based SSDs	Required Recommended	
W3	19.10	YouTube Live	M3: NAND Flash Read/Write Operations ma PDF ma PPT	Required Recommended	
W4	26.10	YouTube Live	M4: Processing inside NAND Flash ma PDF ma PPT	Required Recommended	
W5	02.11	YouTible Live	M5: Advanced NAND Flash Commands & Mapping	Required Recommended	
W6	09.11	You Tute Live	M6: Processing inside Storage	Required Recommended	
W7	23.11	You Tibe Live	M7: Address Mapping & Garbage Collection	Required Recommended	
W8	30.11	You Tine Live	M8: Introduction to MQSim	Required Recommended	
W9	14.12	You Title Live	M9: Fine-Grained Mapping and Mutt-Plane Operation-Aware Block Management	Required Recommended	
W10	04.01.2023	023 You Title Premiere	M10a: NAND Flash Basics	Required Recommended	
			M10b: Reducing Solid-State Drive Read Latency by Optimizing Read-Retry DPF ma PPT ma Paper	Required Recommended	
			M10c: Evanesco: Architectural Support for Efficient Data Sanitization in Modern Flash- Based Storage Systems mPDF mPPT mPaper	Required Recommended	
			M10d: DeepSketch: A New Machine Learning-Based Reference Search Technique for Post-Deduplication Delta Compression maPDF maPPT maPaper	Required Recommended	
W11	11.01	You Tive	M11: FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives	Required	
W12	25.01	You De Premiere	M12: Flash Memory and Solid- State Drives	Recommended	

#### https://www.youtube.com/onurmutlulectures

## Genomics Course (Fall 2022)

#### Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022/do ku.php?id=bioinformatics

#### Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=bioinformatics

#### Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=nA41964-9r8&list=PL5Q2soXY2Zi8tFlQvdxOdizD\_EhVAMVQV

#### Youtube Livestream (Spring 2022):


https://www.youtube.com/watch?v=DEL\_5A\_Y3TI&list= PL5Q2soXY2Zi8NrPDgOR1yRU\_Cxxjw-u18

#### Project course

- Taken by Bachelor's/Master's students
- Genomics lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures






#### Spring 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials
W1	11.3 Fri.	YouTube Live	M1: P&S Accelerating Genomics Course Introduction & Project Proposals (PDF) (PPT)	Required Materials Recommended Materials
W2	18.3 Fri.	You Tube Live	M2: Introduction to Sequencing (PDF) (PPT)	
W3	25.3 Fri.	You Tube Premiere	M3: Read Mapping  (PDF) (PPT)	
W4	01.04 Fri.	You Tube Premiere	M4: GateKeeper  (PDF) (PPT)	
W5	08.04 Fri.	You Tube Premiere	M5: MAGNET & Shouji (PDF) (PPT)	
W6	15.4 Fri.	You Tube Premiere	M6: SneakySnake  (PDF) (PPT)	
W7	29.4 Fri.	You Tube Premiere	M7: GenStore  (PDF) (PPT)	
W8	06.05 Fri.	You Tube Premiere	M8: GRIM-Filter  (PDF) (PPT)	
W9	13.05 Fri.	You Tube Premiere	M9: Genome Assembly (PDF) (PPT)	
W10	20.05 Fri.	You Tube Live	M10: Genomic Data Sharing Under Differential Privacy (PDF) (PPT)	
W11	10.06 Fri.	You Tube Premiere	M11: Accelerating Genome Sequence Analysis	

## Real PIM Tutorials [ISCA'23, ASPLOS'23, HPCA'23]


June, March, Feb: Lectures + Hands-on labs + Invited talks




https://events.safari.ethz.ch/isca-pim-tutorial/

## Upcoming Real PIM Tutorial [MICRO 2023]

## October 29: Lectures + Hands-on labs + Invited talks





https://www.youtube.com/live/ohUooNSIxOI

https://events.safari.ethz.ch/micro -pim-tutorial

#### Agenda (Tentative, October 29, 2023)

#### Lectures

- 1. Introduction: PIM as a paradigm to overcome the data movement bottleneck.
- 2. PIM taxonomy: PNM (processing near memory) and PUM (processing using memory).
- 3. General-purpose PNM: UPMEM PIM.
- 4. PNM for neural networks: Samsung HBM-PIM, SK Hynix AiM.
- 5. PNM for recommender systems: Samsung AxDIMM, Alibaba PNM.
- 6. PUM prototypes: PiDRAM, SRAM-based PUM, Flash-based PUM.
- 7. Other approaches: Neuroblade, Mythic.
- 8. Adoption issues: How to enable PIM?
- Hands-on labs: Programming a real PIM system.

# We Need to Think Differently from the Past Approaches

## A PIM Taxonomy

## Nature (of computation)

- Using: Use operational properties of memory structures
- Near: Add logic close to memory structures

### Technology

□ Flash, DRAM, SRAM, RRAM, MRAM, FeRAM, PCM, 3DX, ...

### Location

- Sensor, Cold Storage, Hard Disk, SSD, Main Memory, Cache, Register File, Memory Controller, Interconnect, NIC, ...
- A tuple of the three determines "PIM type"
- One can combine multiple "PIM types" in a system

# Example PIM Type: Processing using Flash

- Nature: Using
- Technology: NAND Flash
- Location: Storage (SSD)
- Processing using NAND Flash in Storage

- Seshadri+, "RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data," MICRO 2013.
- Seshadri+, "Fast Bulk Bitwise AND and OR in DRAM", IEEE CAL 2015.
- Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology," MICRO 2017.

# Example PIM Type: Processing near Storage

- Nature: Near
- Technology: NAND Flash / DRAM / Emerging NVM
- Location: Storage (SSD)
- Processing near NAND Flash, DRAM, NVM in Storage

- Seshadri+, "RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data," MICRO 2013.
- Seshadri+, "Fast Bulk Bitwise AND and OR in DRAM", IEEE CAL 2015.
- Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology," MICRO 2017.

# Vision: Storage-Centric Computing (I)

Storage system is a heterogeneous computing device with hybrid memory

Storage system enables data-centric design of systems & workloads

Application-driven customization enables a powerful data-centric engine





Fig. 1. (a) SSD system architecture, showing controller (Ctrl) and chips. (b) Detailed view of connections between controller components and chips.

Cai+, "Error Characterization, Mitigation, and Recovery in Flash Memory Based Solid State Drives," Proc. IEEE 2017.



# Vision: Storage-Centric Computing (II)



## Workload-Customized Storage-Centric Computing

- Software and hardware customized for major workloads
  - Genomics
  - Video analytics
  - Data & graph analytics
  - Machine learning
  - **-** ...
- Data-centric (processing capability in all memories)
- Data-driven (design & decision making)
- Data-aware (optimization & design)
- Unified interfaces for efficient & fast communication

# Processing in Storage: Two Approaches

- 1. Processing using Storage
- 2. Processing near Storage

# In-Storage Genomic Data Filtering [ASPLOS 2022]

Nika Mansouri Ghiasi, Jisung Park, Harun Mustafa, Jeremie Kim, Ataberk Olgun, Arvid Gollwitzer, Damla Senol Cali, Can Firtina, Haiyu Mao, Nour Almadhoun Alserr, Rachata Ausavarungnirun, Nandita Vijaykumar, Mohammed Alser, and Onur Mutlu, "GenStore: A High-Performance and Energy-Efficient In-Storage Computing

Proceedings of the <u>27th International Conference on Architectural Support for</u>

<u>Programming Languages and Operating Systems</u> (**ASPLOS**), Virtual, February-March 2022.

[<u>Lightning Talk Slides (pptx) (pdf)</u>] [<u>Lightning Talk Video</u> (90 seconds)]

**System for Genome Sequence Analysis**"


# GenStore: A High-Performance In-Storage Processing System for Genome Sequence Analysis

Nika Mansouri Ghiasi¹ Jisung Park¹ Harun Mustafa¹ Jeremie Kim¹ Ataberk Olgun¹ Arvid Gollwitzer¹ Damla Senol Cali² Can Firtina¹ Haiyu Mao¹ Nour Almadhoun Alserr¹ Rachata Ausavarungnirun³ Nandita Vijaykumar⁴ Mohammed Alser¹ Onur Mutlu¹

<sup>1</sup>ETH Zürich <sup>2</sup>Bionano Genomics <sup>3</sup>KMUTNB <sup>4</sup>University of Toronto

## **Genome Sequence Analysis**

- Read mapping: first key step in genome sequence analysis
  - Aligns reads to potential matching locations in the reference genome
  - For each matching location, the alignment step finds the degree of similarity (alignment score)



- Calculating the alignment score requires computationally-expensive approximate string matching (ASM) to account for differences between reads and the reference genome due to:
  - Sequencing errors
  - Genetic variation

# **Genome Sequence Analysis**

**Data Movement from Storage** 

Storage System Main Memory Cache

Computation
Unit
(CPU or
Accelerator)

**Alignment** 




**Computation overhead** 



Data movement overhead

# **Compute-Centric Accelerators**

Storage System





**Computation overhead** 




Data movement overhead

# **Key Idea: In-Storage Filtering**




Filter reads that do not require alignment inside the storage system



Filtered Reads





#### **Exactly-matching reads**

Do not need expensive approximate string matching during alignment

#### Non-matching reads


Do not have potential matching locations and can skip alignment

#### GenStore

 Key idea: Filter reads that do not require alignment inside the storage system

#### Challenges

- Different behavior across read mapping workloads
- Limited hardware resources in the SSD



## **Filtering Opportunities**

- Sequencing machines produce one of two kinds of reads
  - Short reads: highly accurate and short
  - Long reads: less accurate and long

#### Reads that do not require the expensive alignment step:

#### **Exactly-matching reads**

Do not need expensive approximate string matching during alignment

- Low sequencing error rates (short reads) combined with
- Low genetic variation

#### Non-matching reads

Do not have potential matching locations, so they skip alignment

- High sequencing error rates (long reads) or
- High genetic variation (short or long reads)

#### GenStore

GenStore-EM for Exactly-Matching Reads

GenStore-NM for Non-Matching Reads

#### GenStore



Filter reads that do not require alignment inside the storage system

GenStore-Enabled Storage System

Main Memory Cache

Computation
Unit
(CPU or
Accelerator)



**Computation overhead** 




Data movement overhead


GenStore provides significant speedup (1.4x - 33.6x) and energy reduction (3.9x - 29.2x) at low cost

#### Performance – GenStore-EM





#### With the Hardware Mapper




2.1× - 2.5× speedup compared to the software Base

 $1.5 \times -3.3 \times$  speedup compared to the hardware Base


On average 3.92× energy reduction

#### Performance – GenStore-NM

With the Software Mapper



With the Hardware Mapper



22.4× – 27.9× speedup compared to the software Base

6.8× - 19.2× speedup compared to the hardware Base

On average 27.2× energy reduction

## **Area and Power Consumption**

 Based on Synthesis of GenStore accelerators using the Synopsys Design Compiler @ 65nm technology node

Logic unit	# of instances	Area [mm²]	Power [mW]
Comparator	1 per SSD	0.0007	0.14
K -mer Window	2 per channel	0.0018	0.27
Hash Accelerator	2 per SSD	0.008	1.8
Location Buffer	1 per channel	0.00725	0.37375
Chaining Buffer	1 per channel	0.008	0.95
Chaining PE	1 per channel	0.004	0.98
Control	1 per SSD	0.0002	0.11
Total for an 8-channel SSD	-	0.2	26.6

Only 0.006% of a 14nm Intel Processor, less than 9.5% of the three ARM processors in a SATA SSD controller

# In-Storage Genomic Data Filtering [ASPLOS 2022]

Nika Mansouri Ghiasi, Jisung Park, Harun Mustafa, Jeremie Kim, Ataberk Olgun, Arvid Gollwitzer, Damla Senol Cali, Can Firtina, Haiyu Mao, Nour Almadhoun Alserr, Rachata Ausavarungnirun, Nandita Vijaykumar, Mohammed Alser, and Onur Mutlu,
 "GenStore: A High-Performance and Energy-Efficient In-Storage Computing

"GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis"

Proceedings of the <u>27th International Conference on Architectural Support for</u>
<u>Programming Languages and Operating Systems</u> (**ASPLOS**), Virtual, February-March 2022.

[<u>Lightning Talk Slides (pptx) (pdf)</u>] [<u>Lightning Talk Video</u> (90 seconds)]

# GenStore: A High-Performance In-Storage Processing System for Genome Sequence Analysis

Nika Mansouri Ghiasi¹ Jisung Park¹ Harun Mustafa¹ Jeremie Kim¹ Ataberk Olgun¹ Arvid Gollwitzer¹ Damla Senol Cali² Can Firtina¹ Haiyu Mao¹ Nour Almadhoun Alserr¹ Rachata Ausavarungnirun³ Nandita Vijaykumar⁴ Mohammed Alser¹ Onur Mutlu¹

<sup>1</sup>ETH Zürich <sup>2</sup>Bionano Genomics <sup>3</sup>KMUTNB <sup>4</sup>University of Toronto

# Tight Integration of Genome Analysis Tasks

 Haiyu Mao, Mohammed Alser, Mohammad Sadrosadati, Can Firtina, Akanksha Baranwal, Damla Senol Cali, Aditya Manglik, Nour Almadhoun Alserr, and Onur Mutlu, "GenPIP: In-Memory Acceleration of Genome Analysis via Tight Integration of Basecalling and Read Mapping"

Proceedings of the <u>55th International Symposium on Microarchitecture</u> (**MICRO**), Chicago, IL, USA, October 2022.

[Slides (pptx) (pdf)]

[Longer Lecture Slides (pptx) (pdf)]

[<u>Lecture Video</u> (25 minutes)]

[arXiv version]

# GenPIP: In-Memory Acceleration of Genome Analysis via Tight Integration of Basecalling and Read Mapping

Haiyu Mao<sup>1</sup> Mohammed Alser<sup>1</sup> Mohammad Sadrosadati<sup>1</sup> Can Firtina<sup>1</sup> Akanksha Baranwal<sup>1</sup> Damla Senol Cali<sup>2</sup> Aditya Manglik<sup>1</sup> Nour Almadhoun Alserr<sup>1</sup> Onur Mutlu<sup>1</sup>

\*\*IETH Zürich\*\*\* \*\* \*\*Pionano Genomics\*\*

# Accelerating Sequence-to-Graph Mapping

Damla Senol Cali, Konstantinos Kanellopoulos, Joel Lindegger, Zulal Bingol, Gurpreet S. Kalsi, Ziyi Zuo, Can Firtina, Meryem Banu Cavlak, Jeremie Kim, Nika MansouriGhiasi, Gagandeep Singh, Juan Gomez-Luna, Nour Almadhoun Alserr, Mohammed Alser, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu, "SeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mapping"

Proceedings of the <u>49th International Symposium on Computer Architecture</u> (**ISCA**), New York, June 2022.

arXiv version

# SeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mapping

Damla Senol Cali<sup>1</sup> Konstantinos Kanellopoulos<sup>2</sup> Joël Lindegger<sup>2</sup> Zülal Bingöl<sup>3</sup> Gurpreet S. Kalsi<sup>4</sup> Ziyi Zuo<sup>5</sup> Can Firtina<sup>2</sup> Meryem Banu Cavlak<sup>2</sup> Jeremie Kim<sup>2</sup> Nika Mansouri Ghiasi<sup>2</sup> Gagandeep Singh<sup>2</sup> Juan Gómez-Luna<sup>2</sup> Nour Almadhoun Alserr<sup>2</sup> Mohammed Alser<sup>2</sup> Sreenivas Subramoney<sup>4</sup> Can Alkan<sup>3</sup> Saugata Ghose<sup>6</sup> Onur Mutlu<sup>2</sup>

<sup>1</sup>Bionano Genomics <sup>2</sup>ETH Zürich <sup>3</sup>Bilkent University <sup>4</sup>Intel Labs <sup>5</sup>Carnegie Mellon University <sup>6</sup>University of Illinois Urbana-Champaign

# Processing in Storage: Two Approaches

- 1. Processing using Storage
- 2. Processing near Storage

#### In-Flash Bulk Bitwise Execution

Jisung Park, Roknoddin Azizi, Geraldo F. Oliveira, Mohammad Sadrosadati, Rakesh Nadig, David Novo, Juan Gómez-Luna, Myungsuk Kim, and Onur Mutlu, "Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent **Computation Capability of NAND Flash Memory** 

Proceedings of the <u>55th International Symposium on Microarchitecture</u> (**MICRO**), Chicago, IL, USA, October 2022.

[Slides (pptx) (pdf)]

[Longer Lecture Slides (pptx) (pdf)]

[Lecture Video (44 minutes)]

[arXiv version]

#### Flash-Cosmos: In-Flash Bulk Bitwise Operations Using **Inherent Computation Capability of NAND Flash Memory**

Jisung Park<sup>§∇</sup> Roknoddin Azizi<sup>§</sup> Geraldo F. Oliveira<sup>§</sup> Mohammad Sadrosadati<sup>§</sup> Rakesh Nadig<sup>§</sup> David Novo<sup>†</sup> Juan Gómez-Luna<sup>§</sup> Myungsuk Kim<sup>‡</sup> Onur Mutlu<sup>§</sup>

§ETH Zürich <sup>∇</sup>POSTECH <sup>†</sup>LIRMM, Univ. Montpellier, CNRS

\*Kyungpook National University

# Summary: Flash-Cosmos



The first work that enables in-flash multi-operand bulk bitwise operations with a single sensing operation and high reliability



Improves performance by 32x/25x/3.5x over OSP/ISP/ParaBit




Improves energy efficiency by 95x/13.4x/3.3x over OSP/ISP/ParaBit



Low-cost & requires no changes to flash cell arrays


#### Data-Movement Bottleneck

 Conventional systems: Outside-storage processing (OSP) that must move the entire data to CPUs/GPUs through the memory hierarchy




External I/O bandwidth of storage systems is the main bottleneck in conventional systems (OSP)


 Uses in-storage compute units (embedded cores or FPGA) to send only the computation results



 Uses in-storage compute units (embedded cores or FPGA) to send only the computation results




 Uses in-storage compute units (embedded cores or FPGA) to send only the computation results



ISP can mitigate data movement overhead by reducing SSD-external data movement


 Uses in-storage compute units (embedded cores or FPGA) to send only the computation results



SSD-internal bandwidth becomes the new bottleneck in ISP


## In-Flash Processing (IFP)

Performs computation inside NAND flash chips



## In-Flash Processing (IFP)

Performs computation inside NAND flash chips




IFP fundamentally mitigates data movement

#### Our Proposal: Flash-Cosmos

#### Flash-Cosmos enables

- Computation on multiple operands with a single sensing operation
- Accurate computation results by eliminating raw bit errors in stored data



## Key Ideas of Flash-Cosmos



#### Multi-Wordline Sensing (MWS)

to enable in-flash bulk bitwise operations via a single sensing operation




#### **Enhanced SLC-Mode Programming (ESP)**

to eliminate raw bit errors in stored data (and thus in computation results)

#### Intra-Block MWS:


Simultaneously activates multiple WLs in the same block



#### Intra-Block MWS:

Simultaneously activates multiple WLs in the same block

→ Bitwise AND of the stored data in the WLs




Non-Target Cells: Operate as resistors

#### Intra-Block MWS:

Simultaneously activates multiple WLs in the same block


→ Bitwise AND of the stored data in the WLs



#### SAFARI

#### ■ Intra-Block MWS:


Simultaneously activates multiple WLs in the same block






#### Intra-Block MWS:

Simultaneously activates multiple WLs in the same block



#### ■ Intra-Block MWS:

Simultaneously activates multiple WLs in the same block





■ Intra-Block MWS:
 Simultaneously activates multiple WLs in the same block
 → Bitwise AND of the stored data in the WLs




via a single sensing operation




#### Inter-Block MWS:

Simultaneously activates multiple WLs in different blocks




#### Inter-Block MWS:

Simultaneously activates multiple WLs in different blocks



#### ■ Inter-Block MWS:


Simultaneously activates multiple WLs in different blocks






#### Inter-Block MWS:

Simultaneously activates multiple WLs in different blocks



#### Inter-Block MWS:

Simultaneously activates multiple WLs in different blocks






■ Inter-Block MWS:
 Simultaneously activates multiple WLs in different blocks
 → Bitwise OR of the stored data in the WLs



Flash-Cosmos (Inter-Block MWS) enables bitwise OR of multiple pages in different blocks via a single sensing operation



#### Other Types of Bitwise Operations

Flash-Cosmos also enables
other types of bitwise operations
(NOT/NAND/NOR/XOR/XNOR)
leveraging existing features of NAND flash memory

# Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory

Jisung Park<sup>§∇</sup> Roknoddin Azizi<sup>§</sup> Geraldo F. Oliveira<sup>§</sup> Mohammad Sadrosadati<sup>§</sup> Rakesh Nadig<sup>§</sup> David Novo<sup>†</sup> Juan Gómez-Luna<sup>§</sup> Myungsuk Kim<sup>‡</sup> Onur Mutlu<sup>§</sup>

§ETH Zürich <sup>▽</sup>POSTECH <sup>†</sup>LIRMM, Univ. Montpellier, CNRS <sup>‡</sup>Kyungpook National University



https://arxiv.org/abs/2209.05566.pdf



#### Key Ideas



# Multi-Wordline Sensing (MWS) enable in-flash bulk bitwise operations via a single sensing operation



Enhanced SLC-Mode Programming (ESP) to eliminate raw bit errors in stored data (and thus in computation results)

#### SAFARI

#### Enhanced SLC-Mode Programming (ESP)

- Goal: eliminate raw bit errors in stored data (and computation results)
- Key ideas
  - Programs only a single bit per cell (SLC-mode programming)
    - Trades storage density for reliable computation
  - Performs more precise programming of the cells
    - o Trades programming latency for reliable computation

Maximizes the reliability margin between the different states of flash cells



#### Enhanced SLC-Mode Programming (ESP)

To eliminate raw bit errors in stored data (and computation results)

Flash-Cosmos (ESP) enables reliable in-flash computation by trading storage density & programming latency

Storage & latency overheads affect only data used in in-flash computation

#### **Evaluation Methodology**

#### Real-device characterization

- To validate the feasibility and reliability of Flash-Cosmos
- Using 160 48-WL-layer 3D Triple-Level Cell NAND flash chips
  - o 3,686,400 tested wordlines
- Under worst-case operating conditions
  - Under a 1-year retention time at 10K P/E cycles
  - o Worst-case data patterns

#### System-level evaluation

- Using the state-of-the-art SSD simulator (MQSim [Tavakkol+, FAST'18])
- Three real-world applications
  - o Bitmap Indices (BMI): Bitwise AND of up to ~1,000 operands
  - o Image Segmentation (IMS): Bitwise AND of 3 operands
  - K-clique Star Listing (KCS): Bitwise OR of up to 32 operands
- Baselines
  - Outside-Storage Processing (OSP): A multi-core CPU (Intel i7-11700K)
  - In-Storage Processing (ISP): An in-storage hardware accelerator
  - ParaBit [Gao+, MICRO'21]: State-of-the-art in-flash processing mechanism

#### SAFARI


#### Results: Real-Device Characterization

No changes to the cell array of commodity NAND flash chips

Can have many operands
(AND: up to 48, OR: up to 4)
with small increase in sensing latency (< 10%)

ESP significantly improves the reliability of computation results (no observed bit error in the tested flash cells)

#### Results: Performance & Energy



Flash-Cosmos provides significant performance & energy benefits over all the baselines

The larger the number of operands, the higher the performance & energy benefits

#### In-Flash Bulk Bitwise Execution

Jisung Park, Roknoddin Azizi, Geraldo F. Oliveira, Mohammad Sadrosadati, Rakesh Nadig, David Novo, Juan Gómez-Luna, Myungsuk Kim, and Onur Mutlu, "Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent

**Computation Capability of NAND Flash Memory** 

Proceedings of the <u>55th International Symposium on Microarchitecture</u> (**MICRO**), Chicago, IL, USA, October 2022.

[Slides (pptx) (pdf)]

[Longer Lecture Slides (pptx) (pdf)]

[Lecture Video (44 minutes)]

[arXiv version]

#### Flash-Cosmos: In-Flash Bulk Bitwise Operations Using **Inherent Computation Capability of NAND Flash Memory**

Jisung Park<sup>§</sup>∇ Roknoddin Azizi<sup>§</sup> Geraldo F. Oliveira<sup>§</sup> Mohammad Sadrosadati<sup>§</sup> Rakesh Nadig<sup>§</sup> David Novo<sup>†</sup> Juan Gómez-Luna<sup>§</sup> Myungsuk Kim<sup>‡</sup> Onur Mutlu<sup>§</sup>

§ETH Zürich <sup>∇</sup>POSTECH <sup>†</sup>LIRMM, Univ. Montpellier, CNRS

\*Kyungpook National University

# Processing in Storage: Adoption Challenges

- 1. Processing using Storage
- 2. Processing near Storage

#### Eliminating the Adoption Barriers


# How to Enable Adoption of Processing in Storage

#### Potential Barriers to Adoption of PIM

- 1. **Applications** & **software** for PIM
- 2. Ease of **programming** (interfaces and compiler/HW support)
- 3. **System** and **security** support: coherence, synchronization, virtual memory, isolation, communication interfaces, ...
- 4. **Runtime** and **compilation** systems for adaptive scheduling, data mapping, access/sharing control, ...
- 5. **Infrastructures** to assess benefits and feasibility

All can be solved with change of mindset

#### We Need to Revisit the Entire Stack



We can get there step by step

#### Challenge and Opportunity for Future

Fundamentally **Energy-Efficient** (Data-Centric) Computing Architectures

#### Challenge and Opportunity for Future

Fundamentally High-Performance (Data-Centric) Computing Architectures

#### Challenge and Opportunity for Future

# Computing Architectures with Minimal Data Movement

# Data-Driven (Self-Optimizing) Memory/Storage Architectures

## System Architecture Design Today

- Human-driven
  - Humans design the policies (how to do things)
- Many (too) simple, short-sighted policies all over the system
- No automatic data-driven policy learning
- (Almost) no learning: cannot take lessons from past actions

# Can we design fundamentally intelligent architectures?

#### An Intelligent Architecture

- Data-driven
  - Machine learns the "best" policies (how to do things)
- Sophisticated, workload-driven, changing, far-sighted policies
- Automatic data-driven policy learning
- All controllers are intelligent data-driven agents

# We need to rethink design (of all controllers)

#### Self-Optimizing Memory Controllers

Engin Ipek, Onur Mutlu, José F. Martínez, and Rich Caruana,
 "Self Optimizing Memory Controllers: A Reinforcement Learning Approach"

Proceedings of the <u>35th International Symposium on Computer Architecture</u> (**ISCA**), pages 39-50, Beijing, China, June 2008.

Self-Optimizing Memory Controllers: A Reinforcement Learning Approach

Engin İpek<sup>1,2</sup> Onur Mutlu<sup>2</sup> José F. Martínez<sup>1</sup> Rich Caruana<sup>1</sup>

<sup>1</sup>Cornell University, Ithaca, NY 14850 USA

<sup>2</sup> Microsoft Research, Redmond, WA 98052 USA

## Self-Optimizing Memory Prefetchers

Rahul Bera, Konstantinos Kanellopoulos, Anant Nori, Taha Shahroodi, Sreenivas Subramoney, and Onur Mutlu, "Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning" Proceedings of the <u>54th International Symposium on Microarchitecture</u> (**MICRO**), Virtual, October 2021.

[Slides (pptx) (pdf)]

[Short Talk Slides (pptx) (pdf)]

[Lightning Talk Slides (pptx) (pdf)]

[Talk Video (20 minutes)]

[Lightning Talk Video (1.5 minutes)]

[Pythia Source Code (Officially Artifact Evaluated with All Badges)]

[arXiv version]

Officially artifact evaluated as available, reusable and reproducible.



#### Pythia: A Customizable Hardware Prefetching Framework **Using Online Reinforcement Learning**

Rahul Bera<sup>1</sup> Konstantinos Kanellopoulos<sup>1</sup> Anant V. Nori<sup>2</sup> Taha Shahroodi<sup>3,1</sup>

Sreenivas Subramoney<sup>2</sup> Onur Mutlu<sup>1</sup>

<sup>1</sup>ETH Zürich <sup>2</sup>Processor Architecture Research Labs, Intel Labs <sup>3</sup>TU Delft

133

## Learning-Based Off-Chip Load Predictors

 Rahul Bera, Konstantinos Kanellopoulos, Shankar Balachandran, David Novo, Ataberk Olgun, Mohammad Sadrosadati, and Onur Mutlu,

<u>"Hermes: Accelerating Long-Latency Load Requests via Perceptron-Based Off-Chip Load Prediction"</u>

Proceedings of the <u>55th International Symposium on Microarchitecture</u> (**MICRO**), Chicago, IL, USA, October 2022.

[Slides (pptx) (pdf)]

[Longer Lecture Slides (pptx) (pdf)]

[Talk Video (12 minutes)]

[Lecture Video (25 minutes)]

arXiv version

Source Code (Officially Artifact Evaluated with All Badges)

Officially artifact evaluated as available, reusable and reproducible. Best paper award at MICRO 2022.







# Hermes: Accelerating Long-Latency Load Requests via Perceptron-Based Off-Chip Load Prediction

Rahul Bera<sup>1</sup> Konstantinos Kanellopoulos<sup>1</sup> Shankar Balachandran<sup>2</sup> David Novo<sup>3</sup> Ataberk Olgun<sup>1</sup> Mohammad Sadrosadati<sup>1</sup> Onur Mutlu<sup>1</sup>

<sup>1</sup>ETH Zürich <sup>2</sup>Intel Processor Architecture Research Lab <sup>3</sup>LIRMM, Univ. Montpellier, CNRS

https://arxiv.org/pdf/2209.00188.pdf

## Self-Optimizing Storage Controllers

Gagandeep Singh, Rakesh Nadig, Jisung Park, Rahul Bera, Nastaran Hajinazar, David Novo, Juan Gomez-Luna, Sander Stuijk, Henk Corporaal, and Onur Mutlu, "Sibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning"

Proceedings of the <u>49th International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), New York, June 2022.

[Slides (pptx) (pdf)]

arXiv version

[Sibyl Source Code]

[Talk Video (16 minutes)]

#### Sibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning

Gagandeep Singh $^1$  Rakesh Nadig $^1$  Jisung Park $^1$  Rahul Bera $^1$  Nastaran Hajinazar $^1$  David Novo $^3$  Juan Gómez-Luna $^1$  Sander Stuijk $^2$  Henk Corporaal $^2$  Onur Mutlu $^1$ 

<sup>1</sup>ETH Zürich <sup>2</sup>Eindhoven University of Technology

<sup>3</sup>LIRMM, Univ. Montpellier, CNRS

# Sibyl:

# Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning

Gagandeep Singh, Rakesh Nadig, Jisung Park, Rahul Bera, Nastaran Hajinazar, David Novo, Juan Gómez Luna, Sander Stuijk, Henk Corporaal, Onur Mutlu








#### **Hybrid Storage System Basics**


Address Space (Application/File System View) **Logical Pages** Write Read **Storage Management Layer** Read Write Read Write **Promotion** INTEL® OPTANE™ SSD DG P4800X **Eviction Slow Device Fast Device** 

Hybrid Storage System

#### **Hybrid Storage System Basics**



Performance of a hybrid storage system highly depends on the ability of the storage management layer



#### **Key Shortcomings in Prior Techniques**

We observe two key shortcomings that significantly limit the performance benefits of prior techniques

- 1. Lack of adaptivity to:
  - a) Workload changes
  - b) Changes in device types and configuration

2. Lack of **extensibility** to more devices

#### **Our Goal**

# A data-placement mechanism that can provide:

- 1. Adaptivity, by continuously learning and adapting to the application and underlying device characteristics
  - 2. Easy extensibility to incorporate a wide range of hybrid storage configurations


#### **Our Proposal**



## Sibyl


Formulates data placement in hybrid storage systems as a reinforcement learning problem

## **Basics of Reinforcement Learning (RL)**




Agent learns to take an action in a given state to maximize a numerical reward

#### Formulating Data Placement as RL




SAFARI

## **Sibyl Execution**



## Sibyl Design: Overview



## **Evaluation Methodology (1/3)**

- Real system with various HSS configurations
  - Dual-hybrid and tri-hybrid systems





## **Evaluation Methodology (2/3)**


#### **Cost-Oriented HSS Configuration**



High-end SSD

Low-end HDD

#### **Performance-Oriented HSS Configuration**



High-end SSD

Middle-end SSD

## **Evaluation Methodology (3/3)**


- 18 different workloads from:
  - MSR Cambridge and Filebench Suites

- Four state-of-the-art data placement baselines:
  - CDE [Matsui+, Proc. IEEE'17]
  - HPS [Meswani+, HPCA'15]
  - Archivist [Ren+, ICCD'19]
  - RNN-HSS [Doudali+, HPDC'19]






## **Performance Analysis**




#### **Cost-Oriented HSS Configuration**






## **Performance Analysis**



#### **Cost-Oriented HSS Configuration**



Sibyl consistently outperforms all the baselines for all the workloads



## **Performance Analysis**




#### Performance-Oriented HSS Configuration



Sibyl achieves 80% of the performance of an oracle policy that has complete knowledge of future access patterns



## **Performance on Tri-HSS**



152

Extending Sibyl for more devices:

1. Add a new action

Sibyl outperforms the state-of-the-art data placement policy by 48.2% in a real tri-hybrid system

Sibyl reduces the system architect's burden by providing ease of extensibility

## **Sibyl: Summary**

- We introduced Sibyl, the first reinforcement learningbased data placement technique in hybrid storage systems that provides
  - Adaptivity
  - Easily extensibility
  - Ease of design and implementation
- We evaluated Sibyl on real systems using many different workloads
  - In a tri-HSS configuration, Sibyl **outperforms** the state-of-the-art-data placement policy by **48.2**%
  - Sibyl achieves 80% of the performance of an oracle policy with a storage overhead of only 124.4 KiB

## Challenge and Opportunity for Future

# Data-Driven (Self-Optimizing) Computing Architectures

## Sibyl Paper, Slides, Videos [ISCA 2022]

 Gagandeep Singh, Rakesh Nadig, Jisung Park, Rahul Bera, Nastaran Hajinazar, David Novo, Juan Gomez-Luna, Sander Stuijk, Henk Corporaal, and Onur Mutlu, "Sibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning"

Proceedings of the <u>49th International Symposium on Computer</u> <u>Architecture</u> (**ISCA**), New York, June 2022.

[Slides (pptx) (pdf)]

arXiv version

Sibyl Source Code

[Talk Video (16 minutes)]

#### Sibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning

Gagandeep Singh¹ Rakesh Nadig¹ Jisung Park¹ Rahul Bera¹ Nastaran Hajinazar¹ David Novo³ Juan Gómez-Luna¹ Sander Stuijk² Henk Corporaal² Onur Mutlu¹

<sup>1</sup>ETH Zürich <sup>2</sup>Eindhoven University of Technology

<sup>3</sup>LIRMM, Univ. Montpellier, CNRS

# Concluding Remarks

## Concluding Remarks

- We must design systems to be balanced, high-performance, energy-efficient (all at the same time) → intelligent systems
  - Data-centric, data-driven, data-aware
- Enable computation capability inside and close to storage
- This can
  - Lead to orders-of-magnitude improvements
  - Enable new applications & computing platforms
  - Enable better understanding of nature
- Future of truly storage-centric computing is bright
  - We need to do research & design across the computing stack

## Fundamentally Better Architectures

## **Data-centric**


**Data-driven** 

**Data-aware** 





#### We Need to Revisit the Entire Stack



We can get there step by step

#### A Blueprint for Fundamentally Better Architectures

Onur Mutlu,

"Intelligent Architectures for Intelligent Computing Systems"

Invited Paper in Proceedings of the <u>Design, Automation, and Test in</u> <u>Europe Conference</u> (**DATE**), Virtual, February 2021.

[Slides (pptx) (pdf)]

[IEDM Tutorial Slides (pptx) (pdf)]

[Short DATE Talk Video (11 minutes)]

[Longer IEDM Tutorial Video (1 hr 51 minutes)]

#### Intelligent Architectures for Intelligent Computing Systems

Onur Mutlu ETH Zurich omutlu@gmail.com

## Acknowledgments



Think BIG, Aim HIGH!

https://safari.ethz.ch

## Onur Mutlu's SAFARI Research Group

Computer architecture, HW/SW, systems, bioinformatics, security, memory

https://safari.ethz.ch/safari-newsletter-january-2021/



Think BIG, Aim HIGH!

SAFARI

https://safari.ethz.ch

#### SAFARI Newsletter December 2021 Edition

https://safari.ethz.ch/safari-newsletter-december-2021/



Think Big, Aim High





View in your browser December 2021



## SAFARI Newsletter June 2023 Edition

https://safari.ethz.ch/safari-newsletter-june-2023/



Think Big, Aim High





June 2023



#### SAFARI Introduction & Research

Computer architecture, HW/SW, systems, bioinformatics, security, memory



Seminar in Computer Architecture - Lecture 5: Potpourri of Research Topics (Spring 2023)













SAFARI

https://www.youtube.com/watch?v=mV2OuB2djEs

## Referenced Papers, Talks, Artifacts


All are available at

https://people.inf.ethz.ch/omutlu/projects.htm

https://www.youtube.com/onurmutlulectures

https://github.com/CMU-SAFARI/

## Open Source Tools: SAFARI GitHub



## Storage-Centric Computing

for Modern Data-Intensive Workloads

Onur Mutlu

omutlu@gmail.com

https://people.inf.ethz.ch/omutlu

16 September 2023

NCIS Keynote Speech





Carnegie Mellon

## Funding Acknowledgments

- Alibaba, AMD, ASML, Google, Facebook, Hi-Silicon, HP Labs, Huawei, IBM, Intel, Microsoft, Nvidia, Oracle, Qualcomm, Rambus, Samsung, Seagate, VMware, Xilinx
- NSF
- NIH
- GSRC
- SRC
- CyLab
- EFCL
- SNSF

## Thank you!

# Backup Slides

#### **GenStore:**

## A High-Performance In-Storage Processing System for Genome Sequence Analysis

Session 6A: Thursday 3 March, 3:00 PM CEST

Nika Mansouri Ghiasi, Jisung Park, Harun Mustafa, Jeremie Kim, Ataberk Olgun, Arvid Gollwitzer, Damla Senol Cali, Can Firtina, Haiyu Mao, Nour Almadhoun Alserr, Rachata Ausavarungnirun, Nandita Vijaykumar, Mohammed Alser, and Onur Mutlu

#### SAFARI











## **Genome Sequence Analysis**

- Genome sequence analysis is critical for many applications
  - Personalized medicine
  - Outbreak tracing
  - Evolutionary studies
- Genome sequencing machines extract smaller fragments of the original DNA sequence, known as reads



## **Genome Sequence Analysis**

- Read mapping: first key step in genome sequence analysis
  - Aligns reads to potential matching locations in the reference genome
  - For each matching location, the alignment step finds the degree of similarity (alignment score)



- Calculating the alignment score requires computationally-expensive approximate string matching (ASM) to account for differences between reads and the reference genome due to:
  - Sequencing errors
  - Genetic variation

## **Genome Sequence Analysis**

#### **Data Movement from Storage**

Storage System Main Memory Cache

Computation
Unit
(CPU or
Accelerator)

**Alignment** 




**Computation overhead** 



Data movement overhead

## **Accelerating Genome Sequence Analysis**

Storage System





**Computation overhead** 



Data movement overhead

## **Key Idea**



Filter reads that do not require alignment inside the storage system



**Filtered Reads** 



Cache Computation
Unit
(CPU or
Accelerator)

#### **Exactly-matching reads**

Do not need expensive approximate string matching during alignment

#### Non-matching reads

Do not have potential matching locations and can skip alignment

## Challenges



Filter reads that do not require alignment inside the storage system

Storage System

**Filtered Reads** 

Main Memory Cache Computation
Unit
(CPU or
Accelerator)

Read mapping workloads can exhibit different behavior

There are limited hardware resources in the storage system

#### GenStore



Filter reads that do not require alignment inside the storage system

GenStore-Enabled Storage System

Main Memory Cache

Computation
Unit
(CPU or
Accelerator)



**Computation overhead** 



Data movement overhead

GenStore provides significant speedup (1.4x - 33.6x) and energy reduction (3.9x - 29.2x) at low cost

#### **Outline**


#### Background

Motivation and Goal

GenStore

Evaluation

Conclusions



Seeding

Determine potential matching locations (seeds) in the reference genome

Index

Seed Filtering (e.g., Chaining)

Prune some seeds in the reference genome

**Alignment** 

Determine the exact differences between the read and the reference genome

### **Outline**

Background

### Motivation and Goal

GenStore

Evaluation

Conclusions

### **Motivation**

- Case study on a real-world genomic read dataset
  - Various read mapping systems
  - Various state-of-the-art SSD configurations

#### The ideal in-storage filter significantly improves performance by

- 1) reducing the computation overhead
- 2) reducing the data movement overhead

### **Motivation**

- Case study on a real-world genomic read dataset
  - Various read mapping systems
  - Various state-of-the-art SSD configurations

Filtering outside SSD provides lower performance benefit since it

- 1) does not reduce the data movement overhead
- 2) must compete with read mapping for system resources

A HW accelerator reduces the computation bottleneck, which makes I/O a larger bottleneck in the system

### **Our Goal**

Design an in-storage filter for genome sequence analysis in a cost-effective manner

### **Design Objectives:**

#### **Performance**

Provide high in-storage filtering performance to overlap the filtering with the read mapping of unfiltered data

### **Applicability**

Support reads with 1) different properties and 2) different degrees of genetic variation in the compared genomes

#### Low-cost

Do not require significant hardware overhead

### **Outline**

Background

Motivation and Goal

### GenStore

Evaluation


Conclusions

### GenStore

 Key idea: Filter reads that do not require alignment inside the storage system

#### Challenges

- Different behavior across read mapping workloads
- Limited hardware resources in the SSD



# **Filtering Opportunities**

- Sequencing machines produce one of two kinds of reads
  - Short reads: highly accurate and short
  - Long reads: less accurate and long

### Reads that do not require the expensive alignment step:

### **Exactly-matching reads**

Do not need expensive approximate string matching during alignment

- Low sequencing error rates (short reads) combined with
- Low genetic variation

### Non-matching reads

Do not have potential matching locations, so they skip alignment

- High sequencing error rates (long reads) or
- High genetic variation (short or long reads)

### **GenStore**

GenStore-EM for Exactly-Matching Reads

GenStore-NM for Non-Matching Reads

### GenStore

GenStore-EM for Exactly-Matching Reads

GenStore-NM for Non-Matching Reads

### **GenStore-EM**

- Efficient in-storage filter for reads with at least one exact match in the reference genome
- Uses simple operations, without requiring alignment
- Challenge: large number of random accesses per read to the reference genome and its index

Expensive random accesses to flash chips

Limited DRAM capacity inside the SSD

### **GenStore-EM: Data Structures**

 Read-sized k-mers: to reduce the number of accesses per each read



 Sorted read-sized k-mers: to avoid random accesses to the index



Sequential scan of the read set and the index

### **GenStore-EM: Data Structures**

#### **Sorted Read Table**

Read		
AAAAAAAAA		
AAAAAAAAG		
AAAAAAAACT		
•••		

Sorted

#### **Sorted K-mer Index**


K-mer	
AAAAAAAAA	
AAAAAAAAC	
AAAAAAAAT	
•••	

Read-sized K-mers

# GenStore-EM: Finding a Match

#### **Sorted Read Table**

#### Sorted K-mer Index




Exact match -> Filter the read

# GenStore-EM: Not Finding a Match

#### **Sorted Read Table**


#### Sorted K-mer Index



# GenStore-EM: Not Finding a Match

#### **Sorted Read Table**

#### Sorted K-mer Index



Not an exact match → Send to read mapper

# GenStore-EM: Not Finding a Match

Sorted Read Table

Sorted K-mer Index



Avoids random accesses



Simple low-cost logic



Read < K-mer

Not an exact match -> Send to read mapper




# **GenStore-EM: Optimization**

 Read-sized k-mer index takes up a large amount of space (126 GB for human index) due to the larger number of unique k-mers
 Sorted K-mer Index

Strong Hash Value	Loc.	
1	1, 8,	
4	51	
7	23, 37	
16		

Using strong hash values instead of read-sized k-mers reduces the size of the index by 3.9x

# **GenStore-EM: Design**



Steps 1 and 2 are pipelined.

During filtering, GenStore-EM sends the unfiltered reads to the host system.

Data is evenly distributed between channels, dies, and planes to leverage the full internal bandwidth of the SSD

### **GenStore**

GenStore-EM for Exactly-Matching Reads

GenStore-NM for Non-Matching Reads

### **GenStore-NM**

 Efficient chaining-based in-storage filter to prune most of the nonmatching reads

Seeding

Determine potential matching locations (seeds) in the reference genome

Seed Filtering (e.g., Chaining)

Prune some seeds in the reference genome

Alignment


Determine the exact differences between the read and the reference genome

Challenge: how to perform chaining inside the SSD

Costly dynamic programming on many seeds in each read Particularly challenging for long reads with many seeds

### **GenStore-NM: Mechanism**

- GenStore-NM uses a light-weight chaining filter
  - Selectively performs chaining only on reads with a small number of seeds
  - Directly sends reads that require more complex chaining to the host system




Reads with a sufficiently large number of seeds are very likely to align to the reference genome



Filters many non-aligning reads without costly hardware resources in the SSD

### **GenStore-NM: Mechanism**

- GenStore-NM uses a light-weight chaining filter
  - Selectively performs chaining only on reads with a small number of seeds
  - Directly sends reads that require more complex chaining to the host system



Reads with a sufficiently large number of seeds are very likely to align to the reference genome

Details on GenStore-NM's design are in the paper

### **Outline**

Background

Motivation and Goal

GenStore

Evaluation

Conclusions

# **Evaluation Methodology**

### **Read Mappers**

- Base: state-of-the-art software or hardware read mappers
  - Minimap2 [Bioinformatics'18]: software mapper for short and long reads
  - GenCache [MICRO'19]: hardware mapper for short reads
  - Darwin [ASPLOS'18]: hardware mapper for long reads
- GS: Base integrated with GenStore


### **SSD Configurations**


- SSD-L: with SATA3 interface (0.5 GB/s sequential read bandwidth)
- SSD-M: with PCle Gen3 interface (3.5 GB/s sequential read bandwidth)
- SSD-H: with PCle Gen4 interface (7 GB/s sequential read bandwidth)

### Performance – GenStore-EM

For a read set with 80% exactly-matching reads

With the Software Mapper





SSD-M

SSD-L

2.1× - 2.5× speedup compared to the software Base

 $1.5 \times -3.3 \times$  speedup compared to the hardware Base

On average 3.92× energy reduction


SSD-H


### Performance – GenStore-NM

For a read set with 99.7% non-matching reads

With the Software Mapper

With the Hardware Mapper





22.4× – 27.9× speedup compared to the software Base

6.8× - 19.2× speedup compared to the hardware Base

On average 27.2× energy reduction

### **Area and Power**

 Based on Synthesis of GenStore accelerators using the Synopsys Design Compiler @ 65nm technology node

Logic unit	# of instances	Area [mm²]	Power [mW]
Comparator	1 per SSD	0.0007	0.14
K -mer Window	2 per channel	0.0018	0.27
Hash Accelerator	2 per SSD	0.008	1.8
Location Buffer	1 per channel	0.00725	0.37375
Chaining Buffer	1 per channel	0.008	0.95
Chaining PE	1 per channel	0.004	0.98
Control	1 per SSD	0.0002	0.11
Total for an 8-channel SSD	-	0.2	26.6

Only 0.006% of a 14nm Intel Processor, less than 9.5% of the three ARM processors in a SATA SSD controller

# Other Results in the Paper

- Effect of read set features on performance
  - Data size (up to 440 GB)
  - Filter ratio
- Performance benefit of an implementation of GenStore outside the SSD
  - In some cases, it provides performance benefits due more efficient streaming accesses
  - Provides significantly lower benefit compared to GenStore
- More detailed characterization of non-matching reads across different read mapping use cases and species

### **Outline**

Background

Motivation and Goal

GenStore

Evaluation

### Conclusions

### Conclusion

- There has been significant effort into improving read mapping performance through efficient heuristics, hardware acceleration, accurate filters
- <u>Problem</u>: while these approaches address the computation overhead, none of them alleviate the **data movement overhead** from storage
- <u>Goal</u>: improve the performance of genome sequence analysis by effectively reducing unnecessary data movement from the storage system
- <u>Idea</u>: filter reads that **do not require the expensive alignment** computation **in the storage system** to fundamentally reduce the data movement overhead
- Challenges:
  - Read mapping workloads can exhibit different behavior
  - There are limited available hardware resources in the storage system
- <u>GenStore</u>: the *first* in-storage processing system designed for genome sequence analysis to reduce both the computation and data movement overhead
- <u>Key Results</u>: GenStore provides significant speedup (1.4x 33.6x) and energy reduction (3.9x 29.2x) at low cost

### **GenStore:**

# A High-Performance In-Storage Processing System for Genome Sequence Analysis

Session 6A: Thursday 3 March, 3:00 PM CEST

#### Nika Mansouri Ghiasi (mnika@ethz.ch)

Jisung Park, Harun Mustafa, Jeremie Kim, Ataberk Olgun, Arvid Gollwitzer, Damla Senol Cali, Can Firtina, Haiyu Mao, Nour Almadhoun Alserr, Rachata Ausavarungnirun, Nandita Vijaykumar, Mohammed Alser, and Onur Mutlu

### SAFARI









# **Backup Slides**




### **End-to-End Workflow of Genome Sequence Analysis**

- There are three key initial steps in a standard genome sequencing and analysis workflow
  - Collection, preparation, and sequencing of a DNA sample in the laboratory
  - Basecalling
  - Read mapping
- Genomic read sets can be obtained by
  - Sequencing a DNA sample and storing the generated read set into the SSD of a sequencing machine
  - Downloading read sets from publicly available repositories and storing them into an SSD
- We focus on optimizing the performance of read mapping because sequencing and basecalling are performed only once per read set, whereas read mapping can be performed many times
  - Analyzing the differences between a reads from an individual and many reference genomes of other individuals
  - Repeating the read mapping step many times to improve the outcome of read mapping
- Improving read mapping performance is critical in almost all genomic analyses that use sequencing
  - 45% of the execution time when discovering sequence variants in cancer genomics studies
  - 60% of the execution time when profiling the species composition of a multi-species (i.e., metagenomic) read




### **Motivation**







### **Motivation**



Base integrated with a software filter that prunes **80%** of exactly-matching reads




# Benefits of Ideal In-Storage Filter



The ideal in-storage filter significantly improves performance by

- 1) Reducing computation overhead
- 2) Reducing data movement overhead


## **Overheads of Software Mappers**



I/O has a significant impact on application performance

which can be alleviated at the cost of expensive storage devices and interfaces


# **Overheads of Software Mappers**



SW-filter provides limited benefits compared to Base

The filtering process outside the SSD must compete with the read mapping process for the resources in the system

## **Overheads of Hardware Mappers**



Even the high-end SSD does not fully alleviate the storage bottleneck

The ideal in-storage filter significantly improves performance

## **Ideal-OSF**

• Execution time of an ideal in-storage filter:

$$T_{\text{Ideal-ISF}} = T_{\text{I/O-Ref}} + \max \{T_{\text{I/O-Unfiltered}}, T_{\text{RM-Unfiltered}}\}$$

- Execution time of an ideal outside-storage filter:
  - 60% slower than Ideal-ISF in our analysis

$$T_{\text{Ideal-OSF}} = T_{\text{I/O-Ref}} + \max \{T_{\text{I/O-All-Reads}}, T_{\text{RM-Unfiltered}}\}$$

# **Comparison to PIM**

- Even though read mapping applications could also benefit from other near-data, in-storage processing can fundamentally address the data movement problem by filtering large, low-reuse data where the data initially resides.
- Even if an ideal accelerator achieved a zero execution time, there would still exist the need to bring the data from storage to the accelerator.
  - 2.15x slower than the execution time that Ideal-ISF+ACC provides in our motivational analysis


In-storage filter can be integrated with any read mapping accelerator, including PIM accelerators, to alleviate their data movement overhead.

# **Long Read Use Cases**

Use case	Input read set (Short/Long)	Size [GB]	Reference	Align [%]
Sequencing errors	ERR3988483 (L) [157] HG002_ONT_20200204 (L) [158]	54 371	hg38 [144]	47.4 69.3
Rapidly evolving samples	SRR5413248 (L) [157] SRR12423642 (S) [157]	1.69 0.466	NZ_NJEX02 [159] NC_045512.2 [160]	60.0 23.1
No reference	SRR6767727 (L) [157] SRR9953689 (L) [157]	12.4 15.9	NZ_NJEX02 [159]	0.35 37.0
Contamination	SRR9953689 (L) [157]	15.9	hg38 [144]	1.0



## FTL



## FTL: Metadata

- GenStore metadata includes the mapping information of the data structures necessary for read mapping acceleration
- In accelerator mode, GenStore also keeps in internal DRAM other metadata structures of the regular FTL
  - Examples include the page status table and block read counts which need to be updated during the filtering process
- We carefully design GenStore to only sequentially access the underlying NAND flash chips while operating as an accelerator
  - Requires only a small amount of metadata to access the stored data

## FTL: Data Placement

- GenStore needs to properly place its data structures to enable the full utilization of the internal SSD bandwidth
- When each data structure is initially written to the SSD, GenStore sequentially and evenly distributes it across NAND flash chips
- GenStore can specify the physical location of a 30-GB data structure by maintaining only the list of 1,250 (30 GB/24 MB) physical block addresses
- It significantly reduces the size of the necessary mapping information from 300 MB (with conventional 4-KiB page mapping) to only 5 KB (1,250 4 bytes)

# FTL: SSD Management Tasks

- In accelerator mode, GenStore only reads data structures to perform filtering, and does not write any new data
  - GenStore does not require any write-related SSD-management tasks such as garbage collection and wear-leveling
- The other tasks necessary for ensuring data reliability can be done before or after the filtering process
  - GenStore significantly limits the amount of data whose retention age would exceed the manufacturer-specified threshold since GenStore's filtering process takes a short time.
  - GenStore-FTL can easily avoid read disturbance errors for data with high read counts since GenStore sequentially reads NAND flash blocks only once during filtering

## **Data Sizes**

 Conventional k-mer index in Minimap2 + reference genome: 7 GB (k = 15)

• Read-sized k-mer index before optimization: 126 GB (k= 150)

• Read-sized k-mer index after optimization: 32 GB (k = 150)

## **SSD Specs**

- SSD-L: SATA3 interface (0.5 GB/s sequential read)
  - 1.2 GB/s per channel bandwidth
  - 8 channels
- **SSD-L:** PCle Gen<sub>3</sub> M.<sub>2</sub> interface (3.5 GB/s sequential read)
  - 1.2 GB/s per channel bandwidth
  - 16 channels
- SSD-L: PCIe Gen4 interface (7 GB/s sequential read)
  - 1.2 GB/s per channel bandwidth
  - 16 channels

# **Evaluation Methodology**


## Performance modeling

- Ramulator for DRAM timing
- MQSim for SSD timing
- We model the end-to-end throughput of GenStore based on the throughput of each GenStore pipeline stage
  - Accessing NAND flash chips
  - Accessing internal DRAM
  - Accelerator computation
  - Transferring unfiltered data to the host


## Real system results

- AMD EPYC 7742 CPU
- 1TB DDR4 DRAM
- AMD μProf

## **GenStore-NM**




# **Chaining Processing Element**






## **GenStore-EM**



GS-Ext provides significant performance improvements over both Base and SIMD in SSD-M and SSD-H.

GS-Ext provides limited benefits over SIMD in SSD-L due to low external I/O bandwidth.


## **GenStore-NM**



GS-Ext performs significantly slower than Base (2.28x - 1.91x) on all systems.


# Effect of Inputs on GenStore-EM

$$DM\_Saving = \frac{Size_{Ref} + Size_{ReadSet}}{Size_{Ref} + Size_{ReadSet} \times (1 - Ratio_{Filter})}$$



# Effect of Inputs on GenStore-NM

$$DM\_Saving = \frac{Size_{Ref} + Size_{ReadSet}}{Size_{Ref} + Size_{ReadSet} \times (1 - Ratio_{Filter})}$$





# Relevant Courses & Training


# Special Research Sessions & Courses

Special Session at ISVLSI 2022: 9 cutting-edge talks



# Special Research Sessions & Courses (II)

Special Session at ISVLSI 2022: 9 cutting-edge talks



### Fall 2021 Edition:

https://safari.ethz.ch/architecture/fall2021/doku. php?id=schedule

### Fall 2020 Edition:

https://safari.ethz.ch/architecture/fall2020/doku. php?id=schedule

### Youtube Livestream (2021):

https://www.youtube.com/watch?v=4yfkM\_5EFg o&list=PL5Q2soXY2Zi-Mnk1PxjEIG32HAGILkTOF

### Youtube Livestream (2020):

https://www.youtube.com/watch?v=c3mPdZA-Fmc&list=PL5Q2soXY2Zi9xidyIgBxUz7xRPS-wisBN

### Master's level course

- Taken by Bachelor's/Masters/PhD students
- Cutting-edge research topics + fundamentals in Computer Architecture
- 5 Simulator-based Lab Assignments
- Potential research exploration
- Many research readings

Computer Architecture - Fall 2021

Trace: • readings • start • schedule

Home

Announcements

#### Materials

- Lectures/Schedule
- Lecture Buzzwords
- Readings
- HWs
   Labs
- Exams
- Related Courses

#### esources

- Course Webpage
- Computer Architecture FS20:
- Digitaltechnik SS21: Course
- Webpage

  Digitaltechnik SS21: Lecture
- Videos

  Moodle
- Moodle
   HotCRP
- Verilog Practice Website (HDLBits)

### Lecture Video Playlist on YouTube



Recorded Lecture Playlist



#### Fall 2021 Lectures & Schedule

Week	Date	Livestream	Lecture	Readings	Lab	HW	
W1	30.09 Thu.	You Tube Live	L1: Introduction and Basics	Required Mentioned	Lab 1 Out	HW 0 Out	
	01.10 Fri.	You Tube Live	L2: Trends, Tradeoffs and Design Fundamentals  (PDF) (PPT)	Required Mentioned			
W2	07.10 Thu.	You Tube Live	L3a: Memory Systems: Challenges and Opportunities	Described Suggested		HW 1 Out	
				L3b: Course Info & Logistics			
			L3c: Memory Performance Attacks	Described Suggested			
	08.10 Fri.	You Live	L4a: Memory Performance Attacks	Described Suggested	Lab 2 Out		
			L4b: Data Retention and Memory Refresh (PDF) (PPT)	Described Suggested			
			L4c: RowHammer	Described Suggested			

https://www.youtube.com/onurmutlulectures

# DDCA (Spring 2022)

## **Spring 2022 Edition:**

https://safari.ethz.ch/digitaltechnik/spring2022/do ku.php?id=schedule

### **Spring 2021 Edition:**

https://safari.ethz.ch/digitaltechnik/spring2021/do ku.php?id=schedule

### Youtube Livestream (Spring 2022):

https://www.youtube.com/watch?v=cpXdE3HwvK 0&list=PL5O2soXY2Zi97Ya5DEUpMpO2bbAoaG7c6

## **Youtube Livestream (Spring 2021):**

https://www.youtube.com/watch?v=LbC0EZY8yw 4&list=PL5O2soXY2Zi uei3aY39YB5pfW4SJ7LIN


### Bachelor's course

- 2<sup>nd</sup> semester at ETH Zurich
- Rigorous introduction into "How Computers Work"
- Digital Design/Logic
- Computer Architecture
- 10 FPGA Lab Assignments



- Lectures/Schedule
- Lecture Buzzwords
- Readings
- Ontional HWs
- Technical Docs
- Extra Assignments Exams
- Computer Architecture (CMU)
- SS15: Lecture Videos
- Computer Architecture (CMU) SS15: Course Website
- Digitaltechnik SS18: Lecture
- Digitaltechnik SS18: Course Website
- Digitaltechnik SS19: Lecture
- Digitaltechnik SS19: Course
- Digitaltechnik SS20: Lecture
- Digitaltechnik SS20: Course Website
- Moodle Moodle

### Lecture Video Playlist on YouTube



Recent Changes Media Manager Siter

Recorded Lecture Playlist




### Spring 2021 Lectures/Schedule

Week	Date	Livestream	Lecture	Readings	Lab	HW
2	25.02 Thu.	YouTube Live	L1: Introduction and Basics	Required Suggested Mentioned		
	26.02 Fri.	You Tube Live	L2a: Tradeoffs, Metrics, Mindset	Required		
			L2b: Mysteries in Computer Architecture (PDF) (PPT)	Required Mentioned		
W2	04.03 Thu.	You Tube Live	L3a: Mysteries in Computer Architecture II	Required Suggested		

https://www.youtube.com/onurmutlulectures

# Processing-in-Memory Course (Fall 2022)

Short weekly lectures



https://safari.ethz.ch/projects and seminars/fall2022/ doku.php?id=processing in memory

https://youtube.com/playlist?list=PL5Q2soXY2Zi8KzG2CQYRNQOVD0GOBrnKy

Onur Mutlu Lectures + 367 views + 1 month and



## PIM Course (Fall 2022)

### Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022 /doku.php?id=processing in memory

### Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2 022/doku.php?id=processing in memory

### Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=QLL0wQ9I4Dw& list=PL5Q2soXY2Zi8KzG2CQYRNQOVD0GOBrnKy

### Youtube Livestream (Spring 2022):

https://www.youtube.com/watch?v=9e4Chnwdovo&list=PL5Q2soXY2Zi-841fUYYUK9EsXKhQKRPyX

### Project course

- Taken by Bachelor's/Master's students
- Processing-in-Memory lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures







#### Spring 2022 Meetings/Schedule


Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	10.03 Thu.	You Tobe Live	M1: P&S PIM Course Presentation (PDF) (PPT)	Required Materials Recommended Materials	HW 0 Out
W2	15.03 Tue.		Hands-on Project Proposals		
	17.03 Thu.	You Tube Premiere	M2: Real-world PIM: UPMEM PIM (PDF) (PPT)		
W3	24.03 Thu.	You to Live	M3: Real-world PIM: Microbenchmarking of UPMEM PIM @ (PDF) @ (PPT)		
W4	31.03 Thu.	You Tobe Live	M4: Real-world PIM: Samsung HBM-PIM (PDF) (PPT)		
W5	07.04 Thu.	You Tube Live	M5: How to Evaluate Data Movement Bottlenecks		
W6	14.04 Thu.	You Tube Live	M6: Real-world PIM: SK Hynix AiM (PDF) (PPT)		
W7	21.04 Thu.	You Premiere	M7: Programming PIM Architectures (PDF) (PPT)		
W8	28.04 Thu.	You the Premiere	M8: Benchmarking and Workload Suitability on PIM (PDF) (PPT)		
W9	05.05 Thu.	You Premiere	M9: Real-world PIM: Samsung AXDIMM (PDF) III (PPT)		
W10	12.05 Thu.	You Premiere	M10: Real-world PIM: Alibaba HB-PNM (PDF) (PPT)		
W11	19.05 Thu.	You to Live	M11: SpMV on a Real PIM Architecture (PDF) (PPT)		
W12	26.05 Thu.	You to Live	M12: End-to-End Framework for Processing-using-Memory (PDF) (PPT)		
W13	02.06 Thu.	You tobe Live	M13: Bit-Serial SIMD Processing using DRAM (PDF) (PPT)		
W14	09.06 Thu.	You to Live	M14: Analyzing and Mitigating ML Inference Bottlenecks (PDF) (PPT)		
W15	15.06 Thu.	You to Live	M15: In-Memory HTAP Databases with HW/SW Co-design (PDF) (PPT)		
W16	23.06 Thu.	You Tube Live	M16: In-Storage Processing for Genome Analysis (PDF) (PPT)		
W17	18.07 Mon.	You Premiere	M17: How to Enable the Adoption of PIM?		
W18	09.08 Tue.	You Premiere	SS1: ISVLSI 2022 Special Session on PIM (PDF & PPT)		

## Real PIM Tutorial (HPCA 2023)

## February 26: Lectures + Hands-on labs + Invited Talks









https://www.youtube.com/
watch?v=f5-nT1tbz5w

https://events.safari.ethz.ch/ real-pim-tutorial/

## Real PIM Tutorial (ASPLOS 2023)

## March 26: Lectures + Hands-on labs + Invited talks





#### ASPLOS 2023 Tutorial: Real-world Processing-in-Memory Systems for Modern Workloads

Onur Mutlu Lectures

32.1K subscribers views Streamed 7 days ago Livestream - Data-Centric Architectures: Fundamentally Improving Performance and Energy (Spring 2023) LOS 2023 Tutorial: Real-world Processing-in-Memory Systems for Modern Workloads //events.safari.ethz.ch/asplos

https://www.youtube.com/ watch?v=oYCaLcT0Kmo


https://events.safari.ethz.ch/ asplos-pim-tutorial/

#### **Tutorial Materials**

Time	Speaker	Title	Materials
9:00am- 10:20am	Prof. Onur Mutlu Memory-Centric Computing		P (PDF)
10:40am- 12:00pm	Dr. Juan Gómez Luna Processing-Near-Memory: Real PNM Architectures Programming General-purpose PIM		P (PDF)
1:40pm- 2:20pm	Prof. Alexandra (Sasha) Fedorova (UBC)	Processing in Memory in the Wild	P (PDF)
2:20pm- 3:20pm			P(PDF) (PDF) (PDF) (PPT)
3:40pm- 4:10pm	Dr. Juan Gómez Luna	Adoption issues: How to enable PIM? Accelerating Modern Workloads on a General-purpose PIM System	P(PDF) (PDF) (PDF) (PPT)
4:10pm- 4:50pm	Dr. Yongkee Kwon & Eddy (Chanwook) Park (SK Hynix)	System Architecture and Software Stack for GDDR6-AiM	P (PDF)
4:50pm- 5:00pm Dr. Juan Gómez Luna		Hands-on Lab: Programming and Understanding a Real Processing-in-Memory Architecture	

# Upcoming Real PIM Tutorial (ISCA 2023)

## June 18: Lectures + Hands-on labs + Invited talks



https://events.safari.ethz.ch/isca-pim-tutorial/

# SSD Course (Spring 2023)

### Spring 2023 Edition:

 https://safari.ethz.ch/projects and seminars/spring2023/ doku.php?id=modern ssds

### Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022/do ku.php?id=modern\_ssds

### Youtube Livestream (Spring 2023):


https://www.youtube.com/watch?v=4VTwOMmsnJY&list =PL5Q2soXY2Zi 8qOM5Icpp8hB2SHtm4z57&pp=iAQB

### Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=hqLrd-Uj0aU&list=PL5Q2soXY2Zi9BJhenUq4JI5bwhAMpAp13&p p=iAQB

### Project course

- Taken by Bachelor's/Master's students
- SSD Basics and Advanced Topics
- Hands-on research exploration
- Many research readings



#### Fall 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	06.10		M1: P&S Course Presentation	Required Recommended	
W2	12.10	You Time Live	M2: Basics of NAND Flash- Based SSDs	Required Recommended	
W3	19.10	YouTube Live	M3: NAND Flash Read/Write Operations ma PDF ma PPT	Required Recommended	
W4	26.10	YouTube Live	M4: Processing inside NAND Flash maPDF maPPT	Required Recommended	
W5	02.11	YouTible Live	M5: Advanced NAND Flash Commands & Mapping	Required Recommended	
W6	09.11	You Tute Live	M6: Processing inside Storage	Required Recommended	
W7	23.11	You Tibe Live	M7: Address Mapping & Garbage Collection	Required Recommended	
W8	30.11	You Tine Live	M8: Introduction to MQSim	Required Recommended	
W9	14.12	You Title Live	M9: Fine-Grained Mapping and Mutt-Plane Operation-Aware Block Management	Required Recommended	
W10	04.01.2023	You Title Premiere	M10a: NAND Flash Basics	Required Recommended	
			M10b: Reducing Solid-State Drive Read Latency by Optimizing Read-Retry DPF ma PPT ma Paper	Required Recommended	
			M10c: Evanesco: Architectural Support for Efficient Data Sanitization in Modern Flash- Based Storage Systems mPDF mPPT mPaper	Required Recommended	
			M10d: DeepSketch: A New Machine Learning-Based Reference Search Technique for Post-Deduplication Delta Compression maPDF maPPT maPaper	Required Recommended	
W11	11.01	You Tive	M11: FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives	Required	
W12	25.01	You De Premiere	M12: Flash Memory and Solid- State Drives	Recommended	

## https://www.youtube.com/onurmutlulectures

# Genomics Course (Fall 2022)

### Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022/do ku.php?id=bioinformatics

### Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=bioinformatics

### Youtube Livestream (Fall 2022):

https://www.youtube.com/watch?v=nA41964-9r8&list=PL5Q2soXY2Zi8tFlQvdxOdizD\_EhVAMVQV

### Youtube Livestream (Spring 2022):


https://www.youtube.com/watch?v=DEL\_5A\_Y3TI&list= PL5Q2soXY2Zi8NrPDgOR1yRU\_Cxxjw-u18

### Project course

- Taken by Bachelor's/Master's students
- Genomics lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures





### Spring 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials
W1	11.3 Fri.	YouTube Live	M1: P&S Accelerating Genomics Course Introduction & Project Proposals (PDF) (PPT)	Required Materials Recommended Materials
W2	18.3 Fri.	You Tube Live	M2: Introduction to Sequencing (PDF) (PPT)	
W3	25.3 Fri.	You Tube Premiere	M3: Read Mapping  (PDF) (PPT)	
W4	01.04 Fri.	You Tube Premiere	M4: GateKeeper  (PDF) (PPT)	
W5	08.04 Fri.	You Tube Premiere	M5: MAGNET & Shouji (PDF) (PPT)	
W6	15.4 Fri.	You Tube Premiere	M6: SneakySnake  (PDF) (PPT)	
W7	29.4 Fri.	You Tube Premiere	M7: GenStore  (PDF) (PPT)	
W8	06.05 Fri.	You Tube Premiere	M8: GRIM-Filter  (PDF) (PPT)	
W9	13.05 Fri.	You Tube Premiere	M9: Genome Assembly  (PDF) (PPT)	
W10	20.05 Fri.	You Tube Live	M10: Genomic Data Sharing Under Differential Privacy (PDF) (PPT)	
W11	10.06 Fri.	You Tube Premiere	M11: Accelerating Genome Sequence Analysis	

# Hetero. Systems (Spring'22)

### Spring 2022 Edition:

https://safari.ethz.ch/projects and semi nars/spring2022/doku.php?id=heterogen eous systems


### Youtube Livestream:

https://www.youtube.com/watch?v=oFO 5fTrgFIY&list=PL5Q2soXY2Zi9XrgXR38IM FTjmY6h7Gzm

### Project course

- Taken by Bachelor's/Master's students
- GPU and Parallelism lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures



#### Spring 2022 Meetings/Schedule

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	15.03 Tue.	You Tube Premiere	M1: P&S Course Presentation (PDF) (PPT)	Required Materials Recommended Materials	HW 0 Out
W2	22.03 Tue.	You Tube Premiere	M2: SIMD Processing and GPUs (PDF) (PPT)		
W3	29.03 Tue.	You Tube Premiere	M3: GPU Software Hierarchy (PDF) (PPT)		
W4	05.04 Tue.	You Tube Premiere	M4: GPU Memory Hierarchy (PDF) (PPT)		
W5	12.04 Tue.	You Tube Premiere	M5: GPU Performance Considerations (PDF) (PPT)		
W6	19.04 Tue.	You Tube Premiere	M6: Parallel Patterns: Reduction (PDF) (PPT)		
W7	26.04 Tue.	You Tube Premiere	M7: Parallel Patterns: Histogram (PDF) (PPT)		
W8	03.05 Tue.	You Tube Premiere	M8: Parallel Patterns: Convolution (PDF) (PPT)		
W9	10.05 Tue.	You Tube Premiere	M9: Parallel Patterns: Prefix Sum (Scan)  (Com (PDF) (PPT)		
W10	17.05 Tue.	You Tube Premiere	M10: Parallel Patterns: Sparse Matrices (PDF) (PPT)		
W11	24.05 Tue.	You Tube Premiere	M11: Parallel Patterns: Graph Search (PDF) (PPT)		
W12	01.06 Wed.	You Tube Premiere	M12: Parallel Patterns: Merge Sort (PPT) (PPT)		
W13	07.06 Tue.	You Tube Premiere	M13: Dynamic Parallelism (PDF) (PPT)		
W14	15.06 Wed.	You Tube Premiere	M14: Collaborative Computing (PDF) (PPT)		
W15	24.06 Fri.	You Tube Premiere	M15: GPU Acceleration of Genome Sequence Alignment (PDF) (PPT)		
W16	14.07 Thu.	You Tube Premiere	M16: Accelerating Agent-based Simulations (PDF) (ODP)		

# HW/SW Co-Design (Spring 2022)

### Spring 2022 Edition:

 https://safari.ethz.ch/projects and semi nars/spring2022/doku.php?id=hw sw co design


### Youtube Livestream:


https://youtube.com/playlist?list=PL5Q2s oXY2Zi8nH7un3ghD2nutKWWDk-NK

### Project course

- Taken by Bachelor's/Master's students
- HW/SW co-design lectures
- Hands-on research exploration
- Many research readings

https://www.youtube.com/onurmutlulectures





#### 2022 Meetings/Schedule (Tentative)

Week	Date	Livestream	Meeting	Materials	Assignments
W0	16.03	You Tube Live	Intro to HW/SW Co-Design (PPTX) (PDF)	Required	HW 0 Out
W1	23.03		Project selection	Required	
W2	30.03	You Tube Live	Virtual Memory (I)  (PPTX) (PDF)		
W3	13.04	You Tube Live	Virtual Memory (II)  (PPTX) (PDF)		

## RowHammer & DRAM Exploration (Fall 2022)

### Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2 022/doku.php?id=softmc

### Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=softmc

### Youtube Livestream (Spring 2022):

https://www.youtube.com/watch?v=r5QxuoJWttg &list=PL5Q2soXY2Zi 1trfCckr6PTN8WR72icUO

### Bachelor's course

- Elective at ETH Zurich
- Introduction to DRAM organization & operation
- Tutorial on using FPGA-based infrastructure
- Verilog & C++
- Potential research exploration

#### Lecture Video Playlist on YouTube



#### 2022 Meetings/Schedule (Tentative)

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W0	23.02 Wed.	You Tube Video	P&S SoftMC Tutorial	SoftMC Tutorial Slides (PDF) (PPT)	
W1	08.03 Tue.	You Tube Video	M1: Logistics & Intro to DRAM and SoftMC	Required Materials Recommended Materials	HW0
W2	15.03 Tue.	You Tube Video	M2: Revisiting RowHammer (PDF) (PPT)	(Paper PDF)	
W3	22.03 Tue.	You Tube Video	M3: Uncovering in-DRAM TRR & TRRespass  (PPT) (PPT)		
W4	29.03 Tue.	You Tube Video	M4: Deeper Look Into RowHammer's Sensitivities  (PDF) (PPT)		
W5	05.04 Tue.	You Tube Video	M5: QUAC-TRNG (PDF) (PPT)		
W6	12.04 Tue.	You Tube Video	M6: PiDRAM  (PDF) (PPT)		

https://www.youtube.com/onurmutlulectures

## Exploration of Emerging Memory Systems (Fall 2022)

### Fall 2022 Edition:

https://safari.ethz.ch/projects and seminars/fall2022/doku.php?id=ramulator

### Spring 2022 Edition:

https://safari.ethz.ch/projects and seminars/spring2022/doku.php?id=ramulator

### Youtube Livestream (Spring 2022):

https://www.youtube.com/watch?v=aMllXRQd3s&list=PL5Q2soXY2Zi TlmLGw Z8hBo292 5ZApqV

### Bachelor's course

- Elective at ETH Zurich
- Introduction to memory system simulation
- Tutorial on using Ramulator
- C++
- Potential research exploration



### 2022 Meetings/Schedule (Tentative)

Week	Date	Livestream	Meeting	Learning Materials	Assignments
W1	09.03 Wed.	You Tube Video	M1: Logistics & Intro to Simulating Memory Systems Using Ramulator (PDF) (PPT)		HW0
W2	16.03 Fri.	You Tube Video	M2: Tutorial on Using Ramulator (PDF) (PPT)		
W3	25.02 Fri.	You Tube Video	M3: BlockHammer  (PDF) (PDF)		
W4	01.04 Fri.	You Tube Video	M4: CLR-DRAM  (PDF) (PPT)		
W5	08.04 Fri.	You Tube Video	M5: SIMDRAM  (PDF) (PPT)		
W6	29.04 Fri.	You Tube Video	M6: DAMOV (PDF) a (PPT)		
W7	06.05 Fri.	You Tube Video	M7: Syncron  (PDF) (PPT)		

https://www.youtube.com/onurmutlulectures